



The revision list can be viewed directly by clicking the title page.

The revision list summarizes the locations of revisions and additions. Details should always be checked by referring to the relevant text.

H8S/2615 Group Hardware Manual

ardware Manua

16

Renesas 16-Bit Single-Chip Microcomputer H8S Family/H8S/2600 Series

Rev. 2.00 Revision Date: May 07, 2004

RenesasTechnology www.renesas.com

Keep safety first in your circuit designs!

 Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
- 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any thirdparty's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



General Precautions on Handling of Product

- 1. Treatment of NC Pins
- Note: Do not connect anything to the NC pins.

The NC (not connected) pins are either not connected to any of the internal circuitry or are used as test pins or to reduce noise. If something is connected to the NC pins, the operation of the LSI is not guaranteed.

- 2. Treatment of Unused Input Pins
- Note: Fix all unused input pins to high or low level. Generally, the input pins of CMOS products are high-impedance input pins. If unused pins are in their open states, intermediate levels are induced by noise in the vicinity, a pass-
- through current flows internally, and a malfunction may occur.
- 3. Processing before Initialization
- Note: When power is first supplied, the product's state is undefined. The states of internal circuits are undefined until full power is supplied throughout the chip and a low level is input on the reset pin. During the period where the states are undefined, the register settings and the output state of each pin are also undefined. Design your system so that it does not malfunction because of processing while it is in this undefined state. For those products which have a reset function, reset the LSI immediately after the power supply has been turned on.
- 4. Prohibition of Access to Undefined or Reserved Addresses
- Note: Access to undefined or reserved addresses is prohibited. The undefined or reserved addresses may be used to expand functions, or test registers may have been be allocated to these addresses. Do not access these registers; the system's operation is not guaranteed if they are accessed.



Configuration of This Manual

This manual comprises the following items:

- 1. General Precautions on Handling of Product
- 2. Configuration of This Manual
- 3. Preface
- 4. Contents
- 5. Overview
- 6. Description of Functional Modules
 - CPU and System-Control Modules
 - On-Chip Peripheral Modules

The configuration of the functional description of each module differs according to the module. However, the generic style includes the following items:

- i) Feature
- ii) Input/Output Pin
- iii) Register Description
- iv) Operation
- v) Usage Note

When designing an application system that includes this LSI, take notes into account. Each section includes notes in relation to the descriptions given, and usage notes are given, as required, as the final part of each section.

- 7. List of Registers
- 8. Electrical Characteristics
- 9. Appendix

10. Main Revisions and Additions in this Edition (only for revised versions)

The list of revisions is a summary of points that have been revised or added to earlier versions. This does not include all of the revised contents. For details, see the actual locations in this manual.

11. Index

Rev. 2.00, 05/04, page iv of xxxiv



Preface

The H8S/2615 Group single-chip microcomputer is made up of the high-speed H8S/2600 CPU as its core, and the peripheral functions required configuring a system. The H8S/2600 CPU has an instruction set that is compatible with the H8/300 and H8/300H CPUs.

This LSI is equipped with ROM and RAM memory, a 16-bit timer pulse unit (TPU), a watchdog timer (WDT), a serial communication interface (SCI), a controller area network (HCAN), an A/D converter, and I/O ports as on-chip peripheral modules required for system configuration. This LSI is suitable for use as an embedded microcomputer for high-level control systems. A single-power flash memory (F-ZTAT[™])* version is available for this LSI's ROM. This provides flexibility as it can be reprogrammed in no time to cope with all situations from the early stages of mass production to full-scale mass production. This is particularly applicable to application devices with specifications that will most probably change.

Note: * F-ZTAT is a trademark of Renesas Technology Corp.

- Target Users: This manual was written for users who will be using the H8S/2615 Group in the design of application systems. Target users are expected to understand the fundamentals of electrical circuits, logical circuits, and microcomputers.
- Objective: This manual was written to explain the hardware functions and electrical characteristics of the H8S/2615 Group to the target users. Refer to the H8S/2600 Series, H8S/2000 Series Programming Manual for a detailed description of the instruction set.

Notes on reading this manual:

• In order to understand the overall functions of the chip Read the manual according to the contents. This manual can be roughly categorized into parts on the CPU, system control functions, peripheral functions, and electrical characteristics.



- In order to understand the details of the CPU's functions Read the H8S/2600 Series, H8S/2000 Series Programming Manual.
- In order to understand the details of a register when its name is known Read the index that is the final part of the manual to find the page number of the entry on the register. The addresses, bits, and initial values of the registers are summarized in section 17, List of Registers.

Examples:	Register name:	The following notation is used for cases when the same or a
		similar function, e.g. 16-bit timer pulse unit or serial
		communication, is implemented on more than one channel:
		XXX_N (XXX is the register name and N is the channel
		number)
	Bit order:	The MSB is on the left and the LSB is on the right.

Related Manuals: The latest versions of all related manuals are available from our web site. Please ensure you have the latest versions of all documents you require. http://www.renesas.com/eng/

H8S/2615 Group manuals:

Document Title	Document No.
H8S/2615 Group Hardware Manual	This manual
H8S/2600 Series, H8S/2000 Series Programming Manual	ADE-602-083

User's manuals for development tools:


Document Title	Document No.
H8S, H8/300 Series C/C++ Compiler, Assembler, Optimizing Linkage Editor User's Manual	ADE-702-247
H8S, H8/300 Series Simulator/Debugger User's Manual	ADE-702-282
H8S, H8/300 Series High-performance Embedded Workshop, High- performance Debugging Interface Tutorial	ADE-702-231
High-performance Embedded Workshop User's Manual	ADE-702-201



Main Revisions for this Edition

ltem	Page	Revision (See	Manual for D	etails)			
1.1 Features	1	On-chip men	nory				
		Remarks' deso	cription amende	ed			
		ROM	Model	ROM	RAM	Remarks	
		F-ZTAT Version	HD64F2615	64 kbytes	4 kbytes		
		Masked ROM version	HD6432615	64 kbytes	4 kbytes		
3.3.1 Pin Functions	48	Table 3.2 ame	nded				
Table 3.2 Pin		Port		Mode 7			
Functions in Each Operating Mode		Port 1		Р			
Operating Mode		Port F F	PF7	P*/C			
		F	PF6 to PF0	Р			
5.7.5 IRQ Interrupt	80	5.7.5 added					
Section 9 Watchdog Timer (WDT)	191 to 204	Section 9 repla	aced				
11.3.2 General	272	Bit 2 description	on amended				
Status Register (GSR)		[Setting condition] • Interval of three bits after EOF (End of Frame)					
		[Clearing condition] • Start of message transmission (SOF)					
11.3.16 Unread	288	Bits 15 to 0 description added					
Message Status Register (UMSR)		[Clearing Co	ondition] • Writin	ng 1			
		When the rece message befo	eived message re being read.	has been ov	erwritten b	y a new	







Item	Page	Revision (See Ma	anual f	or Deta	ails)				
11.7.12 Canceling HCAN Reset	313	11.7.12 and 11.7.	13 add	ed					
11.7.13 Accessing Mailbox in HCAN Sleep Mode	-								
15.2.1 Connecting a Crystal Resonator	358	Table 15.1 amend		_				-	
Table 15.1 Damping		Frequency (MHz)	4	8	10)	12	_	
Resistance Value		R _d (Ω)	500	200	0		0		
Table 15.2 Crystal	359	Table 15.2 amend	led						
Resonator Characteristics		Frequency (MHz)	4	8	10	12	16	20	24
Onaracteristics		R _s max. (Ω)	120	80	70	60	50	40	30
		C₀ max. (pF)	7	7	7	7	7	7	7
Input Table 15.3 External Clock Input Conditions		level deleted from	table 1	15.3					
Section 16 Power-	368	Table 16.2 amend	led	Module				Software	Hardware
Table 16.2 LSI		Function High-Speed Sp System clock pulse Functioning Fu			Watch		tioning Function	ep Standby	Standby
Internal States in Each Mode		generator							
17.2 Register Bits	407	RAMER amended							
		Register Name Bit 7 Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
		RAMER — —	-	-	RAMS	RAM2	RAM1	RAM0	FLASH (F-ZTAT version)
	409	FLMCR1, FLMCR	2, EBF	1, FLP	WCR	ame	nded		
		Register Name Bit 7 Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
		FLMCR1 FWE SWE	ESU1	PSU1	EV1	PV1	E1	P1	FLASH (F-ZTAT version)
		EBR1 EB7 EB6	EB5	EB4	EB3	EB2	EB1	EB0	
		FLPWCR PDWND —	-	-	-	-	-	_	



Item	Page	Revision (S	See Manua	l for Det	ails)			
17.3 Register States in Each Operating Mode	416	HCANMON Register Name Reset HCANMON Initialized	High- Medium- speed speed	Module Sleep Stop 	Watch	Subactive Subsleep		
	419	FLMCR1, F Register Name Reset FLMCR1 Initialize FLMCR2 Initialize EBR1 Initialize FLPWCR Initialize	High- Medium- speed speed d _ d _ d _ d _ d _	Module Sleep Stop – – –	WCF	R amended	Software H Standby Sr – In – In – In	ardware titalized FLASH titalized (F-ZTAT version) titalized
18.2 DC Characteristics	423	Table 18.2 a	amended	Symbol	Min.	Тур.	Max.	Unit
Table 18.2 DC Characteristics		Current consumption* ²	Normal operation	lcc*3		60 V _{CC} = 5.0 V	65 V _{CC} =	mA 5.5 V
			Sleep mode	_	—	50 V _{CC} = 5.0 V	55 V _{CC} =	mA 5.5 V
			All modules stopped	_		35	—	mA
			Medium- speed mode (¢/32)		_	45	_	mA
			Sub-active mode	_	TBD	0.7	1.0	mA
			Sub-sleep mode	_	TBD	0.7	1.0	mA
			Watch mode	_	TBD	0.6	1.0	mA
			Standby		_	2.0	5.0	μA
			mode		_	_	20	μA
		Analog power supply	During A/D conversion	Al _{CC}	_	2.5	4.0	mA
		current	Idle		_	_	5.0	μA
		RAM standby v	oltage	V_{RAM}	2.0	_	—	V
		Notes 1 and Notes: 1 AV_{CC} pin by 3. I_{CC} deper I_{CC} (max.) =	Apply a vo connecting nds on V _{CC} 5 + (0.45 ×	Itage bet g them to and f as < V _{CC} × f)	o V _{CC} , follov (nori	For instan vs: mal operat	ice. ion)	to the
		I _{CC} (max.) =	5 + (0.35 ×	$\langle V_{CC} \times f \rangle$	(nori	mal operat	ion)	

ltem	Page	Revision (See Manual for Details)						
18.3.1 Clock Timing	425	Table 18.4 amen	ded					
Table 18.4 Clock							Test	
Timing		Item	Symbol	Min.	Max.	Unit	Conditions	
		Clock cycle time	t _{cyc}	41.6	250	ns	Figure 18.2	
		Clock high pulse width	t _{CH}	8	—	ns		
		Clock low pulse width	t _{CL}	8	—	ns		
		Clock rise time	t _{Cr}	_	13	ns		
		Clock fall time	t _{Cf}	_	13	ns		
18.3.3 Timing of On- Chip Peripheral Modules	431	Figure 18.12 ame			<u></u>	_		
Figure 18.12 HCAN Input/Output Timing								
B. Product Code	436	Note * deleted						
Lineup		(Before) Masked	ROM versi	$on^* \to ($	After) M	asked F	ROM version	

Rev. 2.00, 05/04, page xii of xxxiv



Contents

Sect	tion 1	Overview	1							
1.1	Featur	es	1							
1.2	Interna	rnal Block Diagram 2								
1.3	Pin Ar	rangement	3							
1.4	Pin Fu	nctions	4							
Sect	tion 2	CPU	9							
2.1	Featur	es	9							
	2.1.1	Differences between H8S/2600 CPU and H8S/2000 CPU	10							
	2.1.2	Differences from H8/300 CPU	11							
	2.1.3	Differences from H8/300H CPU	11							
2.2	CPU (Dperating Modes	12							
	2.2.1	Normal Mode	12							
	2.2.2	Advanced Mode	14							
2.3	Addre	ss Space	16							
2.4	Regist	er Configuration	17							
	2.4.1	General Registers	18							
	2.4.2	Program Counter (PC)	19							
	2.4.3	Extended Control Register (EXR)	19							
	2.4.4	Condition-Code Register (CCR)	20							
	2.4.5	Multiply-Accumulate Register (MAC)	21							
	2.4.6	Initial Values of CPU Registers	21							
2.5	Data Formats									
	2.5.1	General Register Data Formats	22							
	2.5.2	Memory Data Formats	24							
2.6	Instruction Set									
	2.6.1	Table of Instructions Classified by Function	26							
	2.6.2	Basic Instruction Formats	36							
2.7	Addre	ssing Modes and Effective Address Calculation	37							
	2.7.1	Register Direct—Rn	37							
	2.7.2	Register Indirect—@ERn	37							
	2.7.3	Register Indirect with Displacement—@(d:16, ERn) or @(d:32, ERn)	37							
	2.7.4	Register Indirect with Post-Increment or Pre-Decrement-@ERn+ or @-ERn	38							
	2.7.5	Absolute Address—@aa:8, @aa:16, @aa:24, or @aa:32	38							
	2.7.6	Immediate—#xx:8, #xx:16, or #xx:32	39							
	2.7.7	Program-Counter Relative—@(d:8, PC) or @(d:16, PC)	39							
	2.7.8	Memory Indirect—@@aa:8	39							
	2.7.9	Effective Address Calculation	41							



Rev. 2.00, 05/04, page xiii of xxxiv

2.8	Processing States	43
2.9	Usage Notes	44
	2.9.1 Usage Notes on Bit Manipulation Instructions	44
Secti	ion 3 MCU Operating Modes	45
3.1	Operating Mode Selection	45
3.2	Register Descriptions	46
	3.2.1 Mode Control Register (MDCR)	46
	3.2.2 System Control Register (SYSCR)	46
3.3	Pin Functions in Each Operating Mode	48
	3.3.1 Pin Functions	48
3.4	Address Map	49
Secti	ion 4 Exception Handling	51
4.1	Exception Handling Types and Priority	51
4.2	Exception Sources and Exception Vector Table	51
4.3	Reset	53
	4.3.1 Reset Exception Handling	53
	4.3.2 Interrupts after Reset	55
	4.3.3 State of On-Chip Peripheral Modules after Reset Release	55
4.4	Traces	56
4.5	Interrupts	56
4.6	Trap Instruction	57
4.7	Stack Status after Exception Handling	58
4.8	Usage Note	59
Secti	ion 5 Interrupt Controller	61
5.1	Features	61
5.2	Input/Output Pins	63
5.3	Register Descriptions	63
	5.3.1 Interrupt Priority Registers A, B, D to H, J, K, M	
	(IPRA, IPRB, IPRD to IPRH, IPRJ, IPRK, IPRM)	64
	5.3.2 IRQ Enable Register (IER)	65
	5.3.3 IRQ Sense Control Registers H and L (ISCRH, ISCRL)	66
	5.3.4 IRQ Status Register (ISR)	68
5.4	Interrupt	68
	5.4.1 External Interrupts	68
	5.4.2 Internal Interrupts	69
5.5	Interrupt Exception Handling Vector Table	69
5.6	Interrupt Control Modes and Interrupt Operation	72
	5.6.1 Interrupt Control Mode 0	72
	5.6.2 Interrupt Control Mode 2	74
	•	



	5.6.3	Interrupt Exception Handling Sequence	75
	5.6.4	Interrupt Response Times	77
5.7	Usage 1	Notes	78
	5.7.1	Contention between Interrupt Generation and Disabling	78
	5.7.2	Instructions that Disable Interrupts	79
	5.7.3	When Interrupts are Disabled	79
	5.7.4	Interrupts during Execution of EEPMOV Instruction	80
	5.7.5	IRQ Interrupt	80
Secti	on 6 I	Bus Controller	81
6.1	-	iming	81
0.1	6.1.1	On-Chip Memory Access Timing (ROM, RAM)	81
	6.1.2	On-Chip Peripheral Module Access Timing	
	6.1.3	On-Chip HCAN Module Access Timing	83
	0.1.5	On-Chip TICAN Module Access Thining	85
Secti	on 7 l	/O Ports	85
7.1	Port 1		88
	7.1.1	Port 1 Data Direction Register (P1DDR)	88
	7.1.2	Port 1 Data Register (P1DR)	88
	7.1.3	Port 1 Register (PORT1)	89
	7.1.4	Pin Functions	89
7.2	Port 4		92
	7.2.1	Port 4 Register (PORT4)	92
7.3	Port 9		92
	7.3.1	Port 9 Register (PORT9)	92
7.4	Port A.		93
	7.4.1	Port A Data Direction Register (PADDR)	93
	7.4.2	Port A Data Register (PADR)	94
	7.4.3	Port A Register (PORTA)	94
	7.4.4	Port A Pull-Up MOS Control Register (PAPCR)	95
	7.4.5	Port A Open-Drain Control Register (PAODR)	95
	7.4.6	Pin Functions	96
7.5	Port B.		96
	7.5.1	Port B Data Direction Register (PBDDR)	97
	7.5.2	Port B Data Register (PBDR)	97
	7.5.3	Port B Register (PORTB)	98
	7.5.4	Port B Pull-Up MOS Control Register (PBPCR)	98
	7.5.5	Port B Open-Drain Control Register (PBODR)	99
	7.5.6	Pin Functions	99
7.6	Port C.		101
	7.6.1	Port C Data Direction Register (PCDDR)	
	7.6.2	Port C Data Register (PCDR)	

Renesas

Rev. 2.00, 05/04, page xv of xxxiv

	7.6.3	Port C Register (PORTC)	103
	7.6.4	Port C Pull-Up MOS Control Register (PCPCR)	103
	7.6.5	Port C Open-Drain Control Register (PCODR)	104
	7.6.6	Pin Functions	104
7.7	Port D.		106
	7.7.1	Port D Data Direction Register (PDDDR)	106
	7.7.2	Port D Data Register (PDDR)	107
	7.7.3	Port D Register (PORTD)	107
	7.7.4	Port D Pull-up MOS Control Register (PDPCR)	108
	7.7.5	Pin Function	108
7.8	Port F.		108
	7.8.1	Port F Data Direction Register (PFDDR)	108
	7.8.2	Port F Data Register (PFDR)	109
	7.8.3	Port F Register (PORTF)	
	7.8.4	Pin Functions	110
Secti	on 8 1	16-Bit Timer Pulse Unit (TPU)	113
8.1	Feature	S	113
8.2	-	Output Pins	
8.3	Registe	r Descriptions	
	8.3.1	Timer Control Register (TCR)	
	8.3.2	Timer Mode Register (TMDR)	
	8.3.3	Timer I/O Control Register (TIOR)	
	8.3.4	Timer Interrupt Enable Register (TIER)	
	8.3.5	Timer Status Register (TSR)	145
	8.3.6	Timer Counter (TCNT)	
	8.3.7	Timer General Register (TGR)	
	8.3.8	Timer Start Register (TSTR)	
	8.3.9	Timer Synchro Register (TSYR)	
8.4	-	on	150
	8.4.1	Basic Functions	
	8.4.2	Synchronous Operation	
	8.4.3	Buffer Operation	
	8.4.4	Cascaded Operation	161
	8.4.5	PWM Modes	162
	8.4.6	Phase Counting Mode	
8.5		ots	
8.6		onverter Activation	
8.7	Operati	on Timing	
	8.7.1	Input/Output Timing	
	8.7.2	Interrupt Signal Timing	
8.8	Usage 1	Notes	183

Rev. 2.00, 05/04, page xvi of xxxiv

	8.8.1	Module Stop Mode Setting	183
	8.8.2	Input Clock Restrictions	183
	8.8.3	Caution on Period Setting	184
	8.8.4	Contention between TCNT Write and Clear Operations	184
	8.8.5	Contention between TCNT Write and Increment Operations	185
	8.8.6	Contention between TGR Write and Compare Match	185
	8.8.7	Contention between Buffer Register Write and Compare Match	186
	8.8.8	Contention between TGR Read and Input Capture	187
	8.8.9	Contention between TGR Write and Input Capture	187
	8.8.10	Contention between Buffer Register Write and Input Capture	188
	8.8.11	Contention between Overflow/Underflow and Counter Clearing	189
	8.8.12	Contention between TCNT Write and Overflow/Underflow	190
	8.8.13	Multiplexing of I/O Pins	190
	8.8.14	Interrupts in Module Stop Mode	190
Secti	on 9	Watchdog Timer	191
9.1	Feature	s	191
9.2	Registe	r Descriptions	193
	9.2.1	Timer Counter 0 and 1 (TCNT_0 and TCNT_1)	193
	9.2.2	Timer Control/Status Register 0 and 1 (TCSR_0 and TCSR_1)	193
	9.2.3	Reset Control/Status Register (RSTCSR)	197
9.3	Operati	on	198
	9.3.1	Watchdog Timer Mode	198
	9.3.2	Interval Timer Mode	200
9.4	Interrup	ots	201
9.5	Usage 1	Notes	201
	9.5.1	Notes on Register Access	201
	9.5.2	Contention between Timer Counter (TCNT) Write and Increment	202
	9.5.3	Changing Value of CKS2 to CKS0	203
	9.5.4	Switching between Watchdog Timer Mode and Interval Timer Mode	203
	9.5.5	Internal Reset in Watchdog Timer Mode	203
	9.5.6	OVF Flag Clearing in Interval Timer Mode	203
Secti	on 10	Serial Communication Interface (SCI)	205
10.1	Feature	s	205
10.2	-	utput Pins	
10.3		r Descriptions	
		Receive Shift Register (RSR)	
	10.3.2	Receive Data Register (RDR)	
	10.3.3	Transmit Data Register (TDR)	208
	10.3.4		
	10.3.5	Serial Mode Register (SMR)	209



Rev. 2.00, 05/04, page xvii of xxxiv

	10.3.6	Serial Control Register (SCR)	212
	10.3.7	Serial Status Register (SSR)	214
	10.3.8	Smart Card Mode Register (SCMR)	219
	10.3.9	Bit Rate Register (BRR)	220
10.4	Operati	on in Asynchronous Mode	227
	10.4.1	Data Transfer Format	227
	10.4.2	Receive Data Sampling Timing and Reception Margin in Asynchronous Mode	229
	10.4.3	Clock	230
	10.4.4	SCI Initialization (Asynchronous Mode)	231
	10.4.5	Data Transmission (Asynchronous Mode)	232
	10.4.6	Serial Data Reception (Asynchronous Mode)	234
10.5	Multip	ocessor Communication Function	238
	10.5.1	Multiprocessor Serial Data Transmission	240
	10.5.2	Multiprocessor Serial Data Reception	241
10.6	Operati	on in Clocked Synchronous Mode	244
	10.6.1	Clock	244
	10.6.2	SCI Initialization (Clocked Synchronous Mode)	245
	10.6.3	Serial Data Transmission (Clocked Synchronous Mode)	246
	10.6.4	Serial Data Reception (Clocked Synchronous Mode)	249
	10.6.5	Simultaneous Serial Data Transmission and Reception	
		(Clocked Synchronous Mode)	251
10.7	Operati	on in Smart Card Interface	253
		Pin Connection Example	
	10.7.2	Data Format (Except for Block Transfer Mode)	254
	10.7.3	Block Transfer Mode	255
	10.7.4	Receive Data Sampling Timing and Reception Margin in Smart Card Interface	
		Mode	256
	10.7.5	Initialization	257
	10.7.6	Data Transmission (Except for Block Transfer Mode)	257
	10.7.7	Serial Data Reception (Except for Block Transfer Mode)	260
	10.7.8	Clock Output Control	261
10.8	Interrup	ot Sources	263
	10.8.1	Interrupts in Normal Serial Communication Interface Mode	263
	10.8.2	Interrupts in Smart Card Interface Mode	264
10.9	Usage I	Notes	265
	10.9.1	Module Stop Mode Setting	265
	10.9.2	Break Detection and Processing	
	10.9.3	Mark State and Break Detection	265
	10.9.4	Receive Error Flags and Transmit Operations	
		(Clocked Synchronous Mode Only)	265

Secti	on 11	Controller Area Network (HCAN)	267
11.1	Feature	s	267
11.2	Input/O	htput Pins	269
11.3	Registe	r Descriptions	269
	11.3.1	Master Control Register (MCR)	270
		General Status Register (GSR)	
	11.3.3	Bit Configuration Register (BCR)	273
	11.3.4	Mailbox Configuration Register (MBCR)	275
		Transmit Wait Register (TXPR)	
		Transmit Wait Cancel Register (TXCR)	
		Transmit Acknowledge Register (TXACK)	
		Abort Acknowledge Register (ABACK)	
		Receive Complete Register (RXPR)	
	11.3.10	Remote Request Register (RFPR)	281
		Interrupt Register (IRR)	
	11.3.12	Mailbox Interrupt Mask Register (MBIMR)	285
		Interrupt Mask Register (IMR)	
		Receive Error Counter (REC)	
		Transmit Error Counter (TEC)	
		Unread Message Status Register (UMSR)	
		Local Acceptance Filter Masks L, H (LAFML, LAFMH)	
		Message Control (MC0 to MC15)	
		Message Data (MD0 to MD15)	
		HCAN Monitor Register (HCANMON)	
11.4	-	on	
		Hardware and Software Resets	
		Initialization after Hardware Reset	
		Message Transmission	
		Message Reception	
		HCAN Sleep Mode	
		HCAN Halt Mode	
11.5	-	ot Sources	
11.6		us Interface	
11.7	0	Notes	
			310
		Reset	
		HCAN Sleep Mode	
		Interrupts	
		Error Counters	
		Register Access	
		HCAN Medium-Speed Mode	
	11.7.8	Register Hold in Standby Modes	311

RENESAS

Rev. 2.00, 05/04, page xix of xxxiv

	11.7.9	Use on Bit Manipulation Instructions	311
	11.7.10	HCAN TXCR Operation	312
	11.7.11	HCAN Transmit Procedure	313
	11.7.12	Canceling HCAN Reset	313
	11.7.13	Accessing Mailbox in HCAN Sleep Mode	313
Secti		A/D Converter	
12.1		S	
12.2	Input/C	Output Pins	317
12.3	Registe	r Descriptions	318
	12.3.1	A/D Data Registers A to D (ADDRA to ADDRD)	318
	12.3.2	A/D Control/Status Register (ADCSR)	318
	12.3.3	A/D Control Register (ADCR)	321
12.4	Operati	on	322
	12.4.1	Single Mode	322
	12.4.2	Scan Mode	322
	12.4.3	Input Sampling and A/D Conversion Time	323
	12.4.4	External Trigger Input Timing	325
12.5	Interruj	pt Sources	325
12.6	A/D Co	onversion Accuracy Definitions	326
12.7	Usage I	Notes	328
	-	Module Stop Mode Setting	
	12.7.2	Permissible Signal Source Impedance	328
	12.7.3	Influences on Absolute Accuracy	328
	12.7.4	Range of Analog Power Supply and Other Pin Settings	329
		Notes on Board Design	
		Notes on Noise Countermeasures	
a	10		
Secti	on 13	RAM	331
Secti	on 14	ROM	333
14.1		s	
14.2		Fransitions	
		Configuration	
14.3		Dutput Pins	
14.5	-	r Descriptions	
14.5	0	Flash Memory Control Register 1 (FLMCR1)	
		Flash Memory Control Register 1 (FLMCR1)	
		Erase Block Register 1 (EBR1)	
		RAM Emulation Register (RAMER)	
		Flash Memory Power Control Register (FLPWCR)	
116		· · · · · · · · · · · · · · · · · · ·	
14.6	OII-B08	ard Programming Modes	342



	14.6.1	Boot Mode	343
	14.6.2	Programming/Erasing in User Program Mode	345
14.7	Flash N	Iemory Emulation in RAM	346
14.8	Flash N	Iemory Programming/Erasing	348
	14.8.1	Program/Program-Verify	348
	14.8.2	Erase/Erase-Verify	350
	14.8.3	Interrupt Handling when Programming/Erasing Flash Memory	350
14.9	Program	n/Erase Protection	352
	14.9.1	Hardware Protection	352
	14.9.2	Software Protection	352
		Error Protection	
		nmer Mode	
14.11	Power-	Down States for Flash Memory	353
14.12	Note of	n Switching from F-ZTAT Version to Masked ROM Version	354
Secti	on 15	Clock Pulse Generator	355
15.1		Pr Descriptions	
	15.1.1	System Clock Control Register (SCKCR)	356
	15.1.2	Low-Power Control Register (LPWRCR)	357
15.2	Oscilla	tor	358
	15.2.1	Connecting a Crystal Resonator	358
	15.2.2	External Clock Input	359
15.3	PLL Ci	rcuit	361
15.4	Subclo	ck Divider	361
15.5	Mediur	n-Speed Clock Divider	361
15.6	Bus Ma	aster Clock Selection Circuit	361
15.7	Usage 1	Notes	362
	15.7.1	Note on Crystal Resonator	362
	15.7.2	Note on Board Design	362
Secti	on 16	Power-Down Modes	365
16.1	Registe	r Descriptions	369
	16.1.1	Standby Control Register (SBYCR)	369
	16.1.2	Low-Power Control Register (LPWRCR)	371
	16.1.3	Module Stop Control Registers A to C (MSTPCRA to MSTPCRC)	372
16.2	Mediur	n-Speed Mode	374
16.3	Sleep N	Aode	375
	16.3.1	Transition to Sleep Mode	375
		Clearing Sleep Mode	
16.4		re Standby Mode	
	16.4.1		
	16.4.2	Clearing Software Standby Mode	
		- ,	

Renesas

Rev. 2.00, 05/04, page xxi of xxxiv

	16.4.3	Setting Oscillation Stabilization Time after Clearing Software Standby Mode	377
	16.4.4	Software Standby Mode Application Example	377
16.5	Hardwa	are Standby Mode	378
	16.5.1	Transition to Hardware Standby Mode	378
	16.5.2	Clearing Hardware Standby Mode	379
	16.5.3	Hardware Standby Mode Timings	379
16.6	Module	e Stop Mode	380
16.7	Watch	Mode	380
	16.7.1	Transition to Watch Mode	380
	16.7.2	Canceling Watch Mode	380
16.8	Subslee	p Mode	381
	16.8.1	Transition to Subsleep Mode	381
	16.8.2	Canceling Subsleep Mode	381
16.9	Subacti	ve Mode	382
	16.9.1	Transition to Subactive Mode	382
	16.9.2	Canceling Subactive Mode	382
16.10	Direct '	Fransitions	382
	16.10.1	Direct Transitions from High-Speed Mode to Subactive Mode	383
	16.10.2	Direct Transitions from Subactive Mode to High-Speed Mode	383
16.11	¢ Clock	c Output Disabling Function	383
16.12	Usage 1	Notes	384
	16.12.1	I/O Port Status	384
	16.12.2	Current Consumption during Oscillation Stabilization Wait Period	384
	16.12.3	On-Chip Peripheral Module Interrupt	384
	16.12.4	Writing to MSTPCR	384
Secti	on 17	List of Registers	385
17.1	Registe	r Addresses (Address Order)	386
17.2	Registe	r Bits	399
17.3	Registe	r States in Each Operating Mode	411
	-		
Secti	on 18	Electrical Characteristics	421
18.1	Absolu	te Maximum Ratings	421
18.2	DC Ch	aracteristics	422
18.3	AC Ch	aracteristics	424
	18.3.1	Clock Timing	425
		Control Signal Timing	
		Timing of On-Chip Peripheral Modules	
18.4		onversion Characteristics	
18.5	Flash N	Iemory Characteristics	432
		-	



Appe	endix	435
A.	I/O Port States in Each Pin State	435
B.	Product Code Lineup	436
C.	Package Dimensions	437
Index	Κ	439



Rev. 2.00, 05/04, page xxiii of xxxiv

Figures

Section 1 Ov	rerview	
Figure 1.1	Internal Block Diagram	2
Figure 1.2	Pin Arrangement	3
Section 2 CI	PU	
Figure 2.1	Exception Vector Table (Normal Mode)	13
Figure 2.2	Stack Structure in Normal Mode	13
Figure 2.3	Exception Vector Table (Advanced Mode)	14
Figure 2.4	Stack Structure in Advanced Mode	15
Figure 2.5	Memory Map	16
Figure 2.6	CPU Registers	17
Figure 2.7	Usage of General Registers	18
Figure 2.8	Stack	19
Figure 2.9	General Register Data Formats (1)	22
Figure 2.9	General Register Data Formats (2)	23
Figure 2.10	Memory Data Formats	24
Figure 2.11	Instruction Formats (Examples)	36
Figure 2.12	Branch Address Specification in Memory Indirect Mode	40
Figure 2.13	State Transitions	44
Section 3 M	CU Operating Modes	
Figure 3.1	Address Map	49
Figure 3.1	Address Map	49
	Address Map	49
	-	49 54
Section 4 Ex	ception Handling	-
Section 4 Ex Figure 4.1	ception Handling Reset Sequence (Advanced Mode with On-Chip ROM Enabled)	-
Section 4 Ex Figure 4.1	ception Handling Reset Sequence (Advanced Mode with On-Chip ROM Enabled) Reset Sequence (Advanced Mode with On-Chip ROM Disabled:	54
Section 4 Ex Figure 4.1 Figure 4.2	ception Handling Reset Sequence (Advanced Mode with On-Chip ROM Enabled) Reset Sequence (Advanced Mode with On-Chip ROM Disabled: Cannot Be Used in this LSI)	54 55
Section 4 Ex Figure 4.1 Figure 4.2 Figure 4.3 Figure 4.4	ception Handling Reset Sequence (Advanced Mode with On-Chip ROM Enabled) Reset Sequence (Advanced Mode with On-Chip ROM Disabled: Cannot Be Used in this LSI) Stack Status after Exception Handling Operation when SP Value Is Odd	54 55 58
Section 4 Ex Figure 4.1 Figure 4.2 Figure 4.3 Figure 4.4 Section 5 Interview	ception Handling Reset Sequence (Advanced Mode with On-Chip ROM Enabled) Reset Sequence (Advanced Mode with On-Chip ROM Disabled: Cannot Be Used in this LSI) Stack Status after Exception Handling. Operation when SP Value Is Odd Cerrupt Controller	54 55 58
Section 4 Ex Figure 4.1 Figure 4.2 Figure 4.3 Figure 4.4 Section 5 Int Figure 5.1	ception Handling Reset Sequence (Advanced Mode with On-Chip ROM Enabled) Reset Sequence (Advanced Mode with On-Chip ROM Disabled: Cannot Be Used in this LSI) Stack Status after Exception Handling. Operation when SP Value Is Odd terrupt Controller Block Diagram of Interrupt Controller	54 55 58
Section 4 Ex Figure 4.1 Figure 4.2 Figure 4.3 Figure 4.4 Section 5 Int Figure 5.1 Figure 5.2	ception Handling Reset Sequence (Advanced Mode with On-Chip ROM Enabled) Reset Sequence (Advanced Mode with On-Chip ROM Disabled: Cannot Be Used in this LSI) Stack Status after Exception Handling Operation when SP Value Is Odd terrupt Controller Block Diagram of Interrupt Controller Block Diagram of Interrupts IRQ0 to IRQ5	54 55 58 59
Section 4 Ex Figure 4.1 Figure 4.2 Figure 4.3 Figure 4.4 Section 5 Int Figure 5.1 Figure 5.2 Figure 5.3	ception Handling Reset Sequence (Advanced Mode with On-Chip ROM Enabled) Reset Sequence (Advanced Mode with On-Chip ROM Disabled: Cannot Be Used in this LSI) Stack Status after Exception Handling. Operation when SP Value Is Odd Cerrupt Controller Block Diagram of Interrupt Controller Block Diagram of Interrupts IRQ0 to IRQ5 Flowchart of Procedure up to Interrupt Acceptance in Interrupt Control Mode 0	54 55 58 59 62
Section 4 Ex Figure 4.1 Figure 4.2 Figure 4.3 Figure 4.4 Section 5 Int Figure 5.1 Figure 5.2 Figure 5.3 Figure 5.4	ception Handling Reset Sequence (Advanced Mode with On-Chip ROM Enabled) Reset Sequence (Advanced Mode with On-Chip ROM Disabled: Cannot Be Used in this LSI) Stack Status after Exception Handling. Operation when SP Value Is Odd Meterrupt Controller Block Diagram of Interrupt Controller Block Diagram of Interrupts IRQ0 to IRQ5 Flowchart of Procedure up to Interrupt Acceptance in Interrupt Control Mode 0 Flowchart of Procedure Up to Interrupt Acceptance in Control Mode 2	 54 55 58 59 62 69
Section 4 Ex Figure 4.1 Figure 4.2 Figure 4.3 Figure 4.4 Section 5 Int Figure 5.1 Figure 5.2 Figure 5.3	ception Handling Reset Sequence (Advanced Mode with On-Chip ROM Enabled) Reset Sequence (Advanced Mode with On-Chip ROM Disabled: Cannot Be Used in this LSI) Stack Status after Exception Handling. Operation when SP Value Is Odd Cerrupt Controller Block Diagram of Interrupt Controller Block Diagram of Interrupts IRQ0 to IRQ5 Flowchart of Procedure up to Interrupt Acceptance in Interrupt Control Mode 0	 54 55 58 59 62 69 73
Section 4 Ex Figure 4.1 Figure 4.2 Figure 4.3 Figure 4.4 Section 5 Int Figure 5.1 Figure 5.2 Figure 5.3 Figure 5.4	ception Handling Reset Sequence (Advanced Mode with On-Chip ROM Enabled) Reset Sequence (Advanced Mode with On-Chip ROM Disabled: Cannot Be Used in this LSI) Stack Status after Exception Handling. Operation when SP Value Is Odd Meterrupt Controller Block Diagram of Interrupt Controller Block Diagram of Interrupts IRQ0 to IRQ5 Flowchart of Procedure up to Interrupt Acceptance in Interrupt Control Mode 0 Flowchart of Procedure Up to Interrupt Acceptance in Control Mode 2	 54 55 58 59 62 69 73 75

Figure 6.1	On-Chip Memory Access Cycle	81
Figure 6.2	On-Chip Support Module Access Cycle	82
Figure 6.3	On-Chip HCAN Module Access Cycle (Wait States Inserted)	83

Section 8 16-Bit Timer Pulse Unit (TPU)

Figure 8.1	Block Diagram of TPU	116
Figure 8.2	Example of Counter Operation Setting Procedure	150
Figure 8.3	Free-Running Counter Operation	151
Figure 8.4	Periodic Counter Operation	152
Figure 8.5	Example of Setting Procedure for Waveform Output by Compare Match	152
Figure 8.6	Example of 0 Output/1 Output Operation	153
Figure 8.7	Example of Toggle Output Operation	153
Figure 8.8	Example of Input Capture Operation Setting Procedure	154
Figure 8.9	Example of Input Capture Operation	155
Figure 8.10	Example of Synchronous Operation Setting Procedure	156
Figure 8.11	Example of Synchronous Operation	157
Figure 8.12	Compare Match Buffer Operation	158
Figure 8.13	Input Capture Buffer Operation	158
Figure 8.14	Example of Buffer Operation Setting Procedure	159
Figure 8.15	Example of Buffer Operation (1)	160
Figure 8.16	Example of Buffer Operation (2)	160
Figure 8.17	Cascaded Operation Setting Procedure	161
Figure 8.18	Example of Cascaded Operation (1)	162
Figure 8.19	Example of Cascaded Operation (2)	162
Figure 8.20	Example of PWM Mode Setting Procedure	164
Figure 8.21	Example of PWM Mode Operation (1)	164
Figure 8.22	Example of PWM Mode Operation (2)	165
Figure 8.23	Example of PWM Mode Operation (3)	166
Figure 8.24	Example of Phase Counting Mode Setting Procedure	167
Figure 8.25	Example of Phase Counting Mode 1 Operation	168
Figure 8.26	Example of Phase Counting Mode 2 Operation	169
Figure 8.27	Example of Phase Counting Mode 3 Operation	170
Figure 8.28	Example of Phase Counting Mode 4 Operation	171
Figure 8.29	Phase Counting Mode Application Example	173
Figure 8.30	Count Timing in Internal Clock Operation	176
Figure 8.31	Count Timing in External Clock Operation	176
Figure 8.32	Output Compare Output Timing	177
Figure 8.33	Input Capture Input Signal Timing	
Figure 8.34	Counter Clear Timing (Compare Match)	178
Figure 8.35	Counter Clear Timing (Input Capture)	178
Figure 8.36	Buffer Operation Timing (Compare Match)	179
Figure 8.37	Buffer Operation Timing (Input Capture)	179



Rev. 2.00, 05/04, page xxv of xxxiv

TGI Interrupt Timing (Compare Match)	180
TGI Interrupt Timing (Input Capture)	180
TCIV Interrupt Setting Timing	
TCIU Interrupt Setting Timing	181
Timing for Status Flag Clearing by CPU	182
Phase Difference, Overlap, and Pulse Width in Phase Counting Mode	183
Contention between TCNT Write and Clear Operations	184
Contention between TCNT Write and Increment Operations	185
Contention between TGR Write and Compare Match	186
Contention between Buffer Register Write and Compare Match	186
Contention between TGR Read and Input Capture	187
Contention between TGR Write and Input Capture	188
Contention between Buffer Register Write and Input Capture	188
Contention between Overflow and Counter Clearing	189
Contention between TCNT Write and Overflow	190
	TGI Interrupt Timing (Input Capture)

Section 9 Watchdog Timer

Block Diagram of WDT_0	192
Block Diagram of WDT_1	192
WDT_0 Operation in Watchdog Timer Mode	199
WDT_1 Operation in Watchdog Timer Mode	199
Operation in Interval Timer Mode	200
Writing to TCNT, TCSR, and RSTCSR (Example for WDT0)	202
Contention between TCNT Write and Increment	202
	Block Diagram of WDT_0 Block Diagram of WDT_1 WDT_0 Operation in Watchdog Timer Mode WDT_1 Operation in Watchdog Timer Mode Operation in Interval Timer Mode Writing to TCNT, TCSR, and RSTCSR (Example for WDT0) Contention between TCNT Write and Increment

Section 10 Serial Communication Interface (SCI)

Figure 10.1	Block Diagram of SCI	206
Figure 10.2	Data Format in Asynchronous Communication	
	(Example with 8-Bit Data, Parity, Two Stop Bits)	227
Figure 10.3	Receive Data Sampling Timing in Asynchronous Mode	229
Figure 10.4	Relationship between Output Clock and Transfer Data Phase	
	(Asynchronous Mode)	230
Figure 10.5	Sample SCI Initialization Flowchart	231
Figure 10.6	Example of Operation in Transmission in Asynchronous Mode	
	(Example with 8-Bit Data, Parity, One Stop Bit)	232
Figure 10.7	Sample Serial Transmission Flowchart	233
Figure 10.8	Example of SCI Operation in Reception	
	(Example with 8-Bit Data, Parity, One Stop Bit)	234
Figure 10.9	Sample Serial Reception Data Flowchart (1)	236
Figure 10.9	Sample Serial Reception Data Flowchart (2)	237
Figure 10.10	Example of Communication Using Multiprocessor Format	
	(Transmission of Data H'AA to Receiving Station A)	239
Figure 10.11	Sample Multiprocessor Serial Transmission Flowchart	240

Rev. 2.00, 05/04, page xxvi of xxxiv

Figure 10.12	Example of SCI Operation in Reception	
	(Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit)	241
Figure 10.13	Sample Multiprocessor Serial Reception Flowchart (1)	242
Figure 10.13	Sample Multiprocessor Serial Reception Flowchart (2)	243
Figure 10.14	Data Format in Synchronous Communication (For LSB-First)	244
Figure 10.15	Sample SCI Initialization Flowchart	245
Figure 10.16	Sample SCI Transmission Operation in Clocked Synchronous Mode	247
Figure 10.17	Sample Serial Transmission Flowchart	248
Figure 10.18	Example of SCI Operation in Reception	249
Figure 10.19	Sample Serial Reception Flowchart	250
Figure 10.20	Sample Flowchart of Simultaneous Serial Transmit and Receive Operations	252
Figure 10.21	Schematic Diagram of Smart Card Interface Pin Connections	253
Figure 10.22	Normal Smart Card Interface Data Format	254
Figure 10.23	Direct Convention (SDIR = SINV = $O/\overline{E} = 0$)	254
Figure 10.24	Inverse Convention (SDIR = SINV = $O/\overline{E} = 1$)	255
Figure 10.25	Receive Data Sampling Timing in Smart Card Interface Mode	
	(Using Clock of 372 Times the Transfer Rate)	256
Figure 10.26	Retransfer Operation in SCI Transmit Mode	258
Figure 10.27	TEND Flag Generation Timing in Transmission Operation	258
Figure 10.28	Example of Transmission Processing Flow	259
Figure 10.29	Retransfer Operation in SCI Receive Mode	260
Figure 10.30	Example of Reception Processing Flow	261
Figure 10.31	Timing for Fixing Clock Output Level	261
Figure 10.32	Clock Halt and Restart Procedure	262

Section 11 Controller Area Network (HCAN)

Figure 11.1	HCAN Block Diagram	268
Figure 11.2	Message Control Register Configuration	291
Figure 11.3	Standard Format	291
Figure 11.4	Extended Format	291
Figure 11.5	Message Data Configuration	293
Figure 11.6	Hardware Reset Flowchart	296
Figure 11.7	Software Reset Flowchart	297
Figure 11.8	Detailed Description of One Bit	298
Figure 11.9	Transmission Flowchart	301
Figure 11.10	Transmit Message Cancellation Flowchart	303
Figure 11.11	Reception Flowchart	304
Figure 11.12	Unread Message Overwrite Flowchart	306
-	HCAN Sleep Mode Flowchart	
	HCAN Halt Mode Flowchart	
Figure 11.15	High-Speed Interface Using PCA82C250	310

Section 12 A/D Converter

Figure 12.1	Block Diagram of A/D Converter	316
Figure 12.2	A/D Conversion Timing	323
Figure 12.3	External Trigger Input Timing	325
Figure 12.4	A/D Conversion Accuracy Definitions	327
Figure 12.5	A/D Conversion Accuracy Definitions	327
Figure 12.6	Example of Analog Input Circuit	328
Figure 12.7	Example of Analog Input Protection Circuit	330
Figure 12.8	Analog Input Pin Equivalent Circuit	330

Section 14 ROM

Figure 14.1	Block Diagram of Flash Memory	334
Figure 14.2	Flash Memory State Transitions	335
Figure 14.3	Boot Mode	336
Figure 14.4	User Program Mode	337
Figure 14.5	Flash Memory Block Configuration	338
Figure 14.6	Programming/Erasing Flowchart Example in User Program Mode	345
Figure 14.7	Flowchart for Flash Memory Emulation in RAM	346
Figure 14.8	Example of RAM Overlap Operation	347
Figure 14.9	Program/Program-Verify Flowchart	349
Figure 14.10	Erase/Erase-Verify Flowchart	351

Section 15 Clock Pulse Generator

Figure 15.1	Block Diagram of Clock Pulse Generator	355
Figure 15.2	Connection of Crystal Resonator (Example)	358
Figure 15.3	Crystal Resonator Equivalent Circuit	359
Figure 15.4	External Clock Input (Examples)	359
Figure 15.5	External Clock Input Timing	360
Figure 15.6	Note on Board Design of Oscillator Circuit	362
Figure 15.7	External Circuitry Recommended for PLL Circuit	363

Section 16 Power-Down Modes

Figure 16.1	Mode Transition Diagram	366
Figure 16.2	Medium-Speed Mode Transition and Clearance Timing	375
Figure 16.3	Software Standby Mode Application Example	378
Figure 16.4	Timing of Transition to Hardware Standby Mode	379
Figure 16.5	Timing of Recovery from Hardware Standby Mode	379

Section 18 Electrical Characteristics

Figure 18.1	Output Load Circuit	424
Figure 18.2	System Clock Timing	425
Figure 18.3	Oscillation Stabilization Timing	426
Figure 18.4	Reset Input Timing	427

Rev. 2.00, 05/04, page xxviii of xxxiv

Figure 18.5	Interrupt Input Timing	427
-	I/O Port Input/Output Timing	
Figure 18.7	TPU Input/Output Timing	
Figure 18.8	TPU Clock Input Timing	
-	SCK Clock Input Timing	
-	SCI Input/Output Timing (Clocked Synchronous Mode)	
-	A/D Converter External Trigger Input Timing	
-	HCAN Input/Output Timing	
C		

Appendix

Figure C.1 FP-80Q Pacl	kage Dimensions 437	1
------------------------	---------------------	---



Tables

Section 2 CPU

Table 2.1	Instruction Classification	25
Table 2.2	Operation Notation	26
Table 2.3	Data Transfer Instructions	27
Table 2.4	Arithmetic Operations Instructions	28
Table 2.5	Logic Operations Instructions	30
Table 2.6	Shift Instructions	30
Table 2.7	Bit Manipulation Instructions	31
Table 2.8	Branch Instructions	33
Table 2.9	System Control Instructions	34
Table 2.10	Block Data Transfer Instructions	35
Table 2.11	Addressing Modes	37
Table 2.12	Absolute Address Access Ranges	38
Table 2.13	Effective Address Calculation	41
Section 3	MCU Operating Modes	
Table 3.1	MCU Operating Mode Selection	45
Table 3.2	Pin Functions in Each Operating Mode	48
Section 4	Exception Handling	
Table 4.1	Exception Types and Priority	51
Table 4.2	Exception Handling Vector Table	52
Table 4.3	Status of CCR and EXR after Trace Exception Handling	56
Table 4.4	Status of CCR and EXR after Trap Instruction Exception Handling	57
Section 5	Interrupt Controller	
Table 5.1	Pin Configuration	63
Table 5.2	Interrupt Sources, Vector Addresses, and Interrupt Priorities	70
Table 5.3	Interrupt Control Modes	72
Table 5.4	Interrupt Response Times	77
Table 5.5	Number of States in Interrupt Handling Routine Execution Status	78
Section 7	I/O Ports	
Table 7.1	Port Functions	86
Table 7.2	PDn Pin Function	108
Section 8	16-Bit Timer Pulse Unit (TPU)	
Table 8.1	TPU Functions	114
Table 8.2	Pin Configuration	117

Rev. 2.00, 05/04, page xxx of xxxiv

Table 8.3	CCLR0 to CCLR2 (Channels 0 and 3)	121	
Table 8.4	CCLR0 to CCLR2 (Channels 1, 2, 4, and 5)		
Table 8.5	TPSC0 to TPSC2 (Channel 0)	122	
Table 8.6	TPSC0 to TPSC2 (Channel 1)	122	
Table 8.7	TPSC0 to TPSC2 (Channel 2)	123	
Table 8.8	TPSC0 to TPSC2 (Channel 3)	123	
Table 8.9	TPSC0 to TPSC2 (Channel 4)	124	
Table 8.10	TPSC0 to TPSC2 (Channel 5)	124	
Table 8.11	MD0 to MD3	126	
Table 8.12	TIORH_0 (Channel 0)	128	
Table 8.13	TIORL_0 (Channel 0)	129	
Table 8.14	TIOR_1 (Channel 1)	130	
Table 8.15	TIOR_2 (Channel 2)	131	
Table 8.16	TIORH_3 (Channel 3)	132	
Table 8.17	TIORL_3 (Channel 3)	133	
Table 8.18	TIOR_4 (Channel 4)	134	
Table 8.19	TIOR_5 (Channel 5)	135	
Table 8.20	TIORH_0 (Channel 0)	136	
Table 8.21	TIORL_0 (Channel 0)	137	
Table 8.22	TIOR_1 (Channel 1)	138	
Table 8.23	TIOR_2 (Channel 2)	139	
Table 8.24	TIORH_3 (Channel 3)	140	
Table 8.25	TIORL_3 (Channel 3)	141	
Table 8.26	TIOR_4 (Channel 4)	142	
Table 8.27	TIOR_5 (Channel 5)	143	
Table 8.28	Register Combinations in Buffer Operation	158	
Table 8.29	Cascaded Combinations	161	
Table 8.30	PWM Output Registers and Output Pins	163	
Table 8.31	Phase Counting Mode Clock Input Pins	167	
Table 8.32	Up/Down-Count Conditions in Phase Counting Mode 1	168	
Table 8.33	Up/Down-Count Conditions in Phase Counting Mode 2	169	
Table 8.34	Up/Down-Count Conditions in Phase Counting Mode 3	170	
Table 8.35	Up/Down-Count Conditions in Phase Counting Mode 4	171	
Table 8.36	TPU Interrupts	174	
Section 9	Watchdog Timer		
Table 9.1	WDT Interrupt Source	201	
Section 10	Serial Communication Interface (SCI)		
Table 10.1	Pin Configuration	207	
Table 10.2	Relationships between N Setting in BRR and Bit Rate B	220	
Table 10.3	BRR Settings for Various Bit Rates (Asynchronous Mode)	221	
Table 10.4	Maximum Bit Rate for Each Frequency (Asynchronous Mode)	223	



Rev. 2.00, 05/04, page xxxi of xxxiv

Maximum Bit Rate with External Clock Input (Asynchronous Mode) 22				
BRR Settings for Various Bit Rates (Clocked Synchronous Mode) 2				
Maximum Bit Rate with External Clock Input (Clocked Synchronous Mode) 2				
Examples of Bit Rate for Various BRR Settings (Smart Card Interface Mode)				
(When $n = 0$ and $S = 372$)	226			
Maximum Bit Rate at Various Frequencies (Smart Card Interface Mode)				
(when S = 372)	226			
Serial Transfer Formats (Asynchronous Mode)	228			
SSR Status Flags and Receive Data Handling	235			
SCI Interrupt Sources	263			
SCI Interrupt Sources	264			
	BRR Settings for Various Bit Rates (Clocked Synchronous Mode) Maximum Bit Rate with External Clock Input (Clocked Synchronous Mode) Examples of Bit Rate for Various BRR Settings (Smart Card Interface Mode) (When n = 0 and S = 372) Maximum Bit Rate at Various Frequencies (Smart Card Interface Mode) (when S = 372) Serial Transfer Formats (Asynchronous Mode) SSR Status Flags and Receive Data Handling SCI Interrupt Sources			

Section 11 Controller Area Network (HCAN)

Table 11.1	Pin Configuration	269
Table 11.2	Limits for Settable Value	298
Table 11.3	Setting Range for TSEG1 and TSEG2 in BCR	299
Table 11.4	HCAN Interrupt Sources	309
Table 11.5	Interval Limitation between TXPR and TXPR or between TXPR and TXCR	313

Section 12 A/D Converter

Table 12.1	Pin Configuration	317
Table 12.2	Analog Input Channels and Corresponding ADDR Registers	318
Table 12.3	A/D Conversion Time (Single Mode)	324
Table 12.4	A/D Conversion Time (Scan Mode)	324
Table 12.5	A/D Converter Interrupt Source	325
Table 12.6	Analog Pin Specifications	330

Section 14 ROM

Differences between Boot Mode and User Program Mode	335
Pin Configuration	338
Setting On-Board Programming Modes	343
Boot Mode Operation	344
System Clock Frequencies for which Automatic Adjustment of LSI Bit Rate is	
Possible 344	
Flash Memory Operating States	353
Registers Present in F-ZTAT Version but Absent in Masked ROM Version	354
	Pin Configuration

Section 15 Clock Pulse Generator

Table 15.1	Damping Resistance Value	358
Table 15.2	Crystal Resonator Characteristics	359
Table 15.3	External Clock Input Conditions	360

Section 16 Power-Down Modes

Table 16.1	Power-Down Mode Transition Conditions	367
Table 16.2	LSI Internal States in Each Mode	368
Table 16.3	Oscillation Stabilization Time Settings	377
Table 16.4	φ Pin State in Each Processing State	383

Section 18 Electrical Characteristics

Table 18.1	Absolute Maximum Ratings	421
Table 18.2	DC Characteristics	422
Table 18.3	Permissible Output Currents	424
Table 18.4	Clock Timing	425
Table 18.5	Control Signal Timing	426
Table 18.6	Timing of On-Chip Peripheral Modules	428
Table 18.7	A/D Conversion Characteristics	431
Table 18.8	Flash Memory Characteristics	432



Rev. 2.00, 05/04, page xxxiv of xxxiv



Section 1 Overview

1.1 Features

- High-speed H8S/2600 central processing unit with an internal 16-bit architecture Upward-compatible with H8/300 and H8/300H CPUs on an object level Sixteen 16-bit general registers
 69 basic instructions
- Various peripheral functions

 bit timer pulse unit (TPU)
 Watchdog timer

Asynchronous or clocked synchronous serial communication interface (SCI)

Controller area network (HCAN)

10-bit A/D converter

Clock pulse generator

• On-chip memory

ROM	Model	ROM	RAM	Remarks
F-ZTAT Version	HD64F2615	64 kbytes	4 kbytes	
Masked ROM version	HD6432615	64 kbytes	4 kbytes	

• General I/O ports I/O pins: 39

Input-only pins: 17

- Supports various power-down modes
- Compact package

Package	Package Code	Body Size	Pin Pitch
QFP-80Q	FP-80Q	14.0 imes14.0~mm	0.65 mm





Figure 1.1 Internal Block Diagram





Туре	Symbol	Pin No.	I/O	Function
Power supply	VCC	27 48 76	Input	Power supply pins. Connect all these pins to the system power supply.
	VSS	25 50 78	Input	Ground pins. Connect all these pins to the system power supply (0 V).
	VCL	52 80	Output	External capacitance pin for internal step-down power supply. Connect these pins to VSS via a $0.1-\mu F$ capacitor (placed close to the pins).
Clock	PLLVCL	44	Output	External capacitance pin for internal step-down power supply for an on-chip PLL oscillator. Connect this pin to PLLVSS via a 0.1-µF capacitor (placed close to the pins).
	PLLVSS	46	Input	On-chip PLL oscillator ground pin.
	PLLCAP	42	Output	External capacitance pin for an on-chip PLL oscillator.
	XTAL	47	Input	For connection to a crystal resonator. For examples of crystal resonator connection and external clock input, see section 15, Clock Pulse Generator.
	EXTAL	49	Input	For connection to a crystal resonator. An external clock can be input to the EXTAL pin. For examples of crystal resonator connection and external clock input, see section 15, Clock Pulse Generator.
	φ	15	Output	Supplies the system clock to external devices.
Operating mode control	MD2 MD1 MD0	40 39 38	Input	Set the operating mode. Inputs at these pins should not be changed during operation.
System control	RES	41	Input	Reset input pin. When this pin is low, the chip is reset.
	STBY	45	Input	When this pin is low, a transition is made to hardware standby mode.
	FWE	51	Input	Pin for use by flash memory. This pin is only available in the flash memory version.

1.4 Pin Functions

Туре	Symbol	Pin No.	I/O	Function
Interrupts	NMI	43	Input	Nonmaskable interrupt request pin. If this pin is not used, it should be fixed high.
	IRQ5 IRQ4 IRQ3 IRQ2 IRQ1 IRQ0	21 18 11 8 4 2	Input	These pins request a maskable interrupt.
16-bit timer pulse unit	TCLKA TCLKB TCLKC TCLKD	79 1 3 5	Input	These pins input an external clock.
	TIOCA0 TIOCB0 TIOCC0 TIOCD0	75 77 79 1	Input/ output	TGRA_0 to TGRD_0 input capture input/output compare output/PWM output pins.
	TIOCA1 TIOCB1	2 3	Input/ output	TGRA_1 and TGRB_1 input capture input/output compare output/PWM output pins.
	TIOCA2 TIOCB2	4 5	Input/ output	TGRA_2 and TGRB_2 input capture input/output compare output/PWM output pins.
	TIOCA3 TIOCB3 TIOCC3 TIOCD3	24 26 28 29	Input/ output	TGRA_3 to TGRD_3 input capture input/output compare output/PWM output pins.
	TIOCA4 TIOCB4	30 31	Input/ output	TGRA_4 and TGRB_4 input capture input/output compare output/PWM output pins.
	TIOCA5 TIOCB5	32 33	Input/ output	TGRA_5 and TGRB_5 input capture input/output compare output/PWM output pins.
Serial communi- cation	TxD2 TxD1 TxD0	35 19 16	Output	Data output pins
interface (SCI)/ smart card interface	RxD2 RxD1 RxD0	36 20 17	Input	Data input pins
	SCK2 SCK1 SCK0	37 21 18	Input/ output	Clock input/output pins
HCAN	HTxD	6	Output	CAN bus transmission pin
	HRxD	7	Input	CAN bus reception pin

Туре	Symbol	Pin No.	I/O	Function
A/D	AN15	57	Input	Analog input pins
converter	AN14	58		
	AN13	59		
	AN12	60		
	AN11	62		
	AN10	63		
	AN9	64		
	AN8	65		
	AN7	66		
	AN6	67		
	AN5	68		
	AN4	69		
	AN3	70		
	AN2	71		
	AN1	72		
	AN0	73		
	ADTRG	11	Input	Pin for input of an external trigger to start A/D conversion
	AVCC	61	Input	Power supply pin for the A/D converter. When the A/D converter is not used, connect this pin to the system power supply (+5 V).
	AVSS	74	Input	The ground pin for the A/D converter. Connect this pin to the system power supply (0 V).
I/O ports	P17	5	Input/	8-bit input/output pins
•	P16	4	output	
	P15	3	•	
	P14	2		
	P13	1		
	P12	79		
	P11	77		
	P10	75		
	P47	66	Input	8-bit input pins
	P46	67	-	
	P45	68		
	P44	69		
	P43	70		
	P42	71		
	P41	72		
	P40	73		

Туре	Symbol	Pin No.	I/O	Function
I/O ports	P97	57	Input	8-bit input pins
	P96	58		
	P95	59		
	P94	60		
	P93	62		
	P92	63		
	P91	64		
	P90	65		
	PA3	37	Input/	4-bit input/output pins
	PA2	36	output	
	PA1	35		
	PA0	34		
	PB7	33	Input/	8-bit input/output pins
	PB6	32	output	
	PB5	31		
	PB4	30		
	PB3	29		
	PB2	28		
	PB1	26		
	PB0	24		
	PC7	23	Input/	8-bit input/output pins
	PC6	22	output	
	PC5	21		
	PC4	20		
	PC3	19		
	PC2	18		
	PC1	17		
	PC0	16		
	PD7	53	Input/	4-bit input/output pins
	PD6	54	output	
	PD5	55		
	PD4	56		
	PF7	15	Input/	8-bit input/output pins
	PF6	14	output	
	PF5	13		
	PF4	12		
	PF3	11		
	PF2	10		
	PF1	9		
	PF0	8		

Rev. 2.00, 05/04, page 8 of 442



Section 2 CPU

The H8S/2600 CPU is a high-speed central processing unit with an internal 32-bit architecture that is upward-compatible with the H8/300 and H8/300H CPUs. The H8S/2600 CPU has sixteen 16-bit general registers, can address a 16-Mbyte linear address space, and is ideal for realtime control. This section describes the H8S/2600 CPU. The usable modes and address spaces differ depending on the product. For details on each product, refer to section 3, MCU Operating Modes.

2.1 Features

- Upward-compatible with H8/300 and H8/300H CPUs
 - Can execute H8/300 and H8/300H CPUs object programs
- General-register architecture
 - Sixteen 16-bit general registers also usable as sixteen 8-bit registers or eight 32-bit registers
- Sixty-nine basic instructions
 - 8/16/32-bit arithmetic and logic instructions
 - Multiply and divide instructions
 - Powerful bit-manipulation instructions
 - Multiply-and-accumulate instruction
- Eight addressing modes
 - Register direct [Rn]
 - Register indirect [@ERn]
 - Register indirect with displacement [@(d:16,ERn) or @(d:32,ERn)]
 - Register indirect with post-increment or pre-decrement [@ERn+ or @-ERn]
 - Absolute address [@aa:8, @aa:16, @aa:24, or @aa:32]
 - Immediate [#xx:8, #xx:16, or #xx:32]
 - Program-counter relative [@(d:8,PC) or @(d:16,PC)]
 - Memory indirect [@@aa:8]
- 16-Mbyte address space
 - Program: 16 Mbytes
 - Data: 16 Mbytes
- High-speed operation
 - All frequently-used instructions execute in one or two states
 - 8/16/32-bit register-register add/subtract : 1 state
 - -- 8 × 8-bit register-register multiply : 3 states
 - $-16 \div 8$ -bit register-register divide : 12 states
 - 16×16 -bit register-register multiply : 4 states
 - $32 \div 16$ -bit register-register divide : 20 states



Rev. 2.00, 05/04, page 9 of 442

- Two CPU operating modes
 - Normal mode*
 - Advanced mode
- Power-down state
 - Transition to power-down state by SLEEP instruction
 - CPU clock speed selection

Note: * Normal mode is not available in this LSI.

2.1.1 Differences between H8S/2600 CPU and H8S/2000 CPU

The differences between the H8S/2600 CPU and the H8S/2000 CPU are shown below.

- Register configuration The MAC register is supported by the H8S/2600 CPU only.
- Basic instructions The four instructions MAC, CLRMAC, LDMAC, and STMAC are supported by the H8S/2600 CPU only.
- The number of execution states of the MULXU and MULXS instructions;

		Ex	ecution States	
Instruction	Mnemonic	H8S/2600	H8S/2000	
MULXU	MULXU.B Rs, Rd	3	12	
	MULXU.W Rs, ERd	4	20	
MULXS	MULXS.B Rs, Rd	4	13	
	MULXS.W Rs, ERd	5	21	

In addition, there are differences in address space, CCR and EXR register functions, and powerdown modes, etc., depending on the model.



2.1.2 Differences from H8/300 CPU

In comparison to the H8/300 CPU, the H8S/2600 CPU has the following enhancements:

- More general registers and control registers
 - Eight 16-bit expanded registers, and one 8-bit and two 32-bit control registers, have been added.
- Expanded address space
 - Normal mode supports the same 64-kbyte address space as the H8/300 CPU.
 - Advanced mode supports a maximum 16-Mbyte address space.
- Enhanced addressing
 - The addressing modes have been enhanced to make effective use of the 16-Mbyte address space.
- Enhanced instructions
 - Addressing modes of bit-manipulation instructions have been enhanced.
 - Signed multiply and divide instructions have been added.
 - A multiply-and-accumulate instruction has been added.
 - Two-bit shift instructions have been added.
 - Instructions for saving and restoring multiple registers have been added.
 - A test and set instruction has been added.
- Higher speed
 - Basic instructions execute twice as fast.

2.1.3 Differences from H8/300H CPU

In comparison to the H8/300H CPU, the H8S/2600 CPU has the following enhancements:

- Additional control register
 - One 8-bit and two 32-bit control registers have been added.
- Enhanced instructions
 - Addressing modes of bit-manipulation instructions have been enhanced.
 - A multiply-and-accumulate instruction has been added.
 - Two-bit shift instructions have been added.
 - Instructions for saving and restoring multiple registers have been added.
 - A test and set instruction has been added.
- Higher speed
 - Basic instructions execute twice as fast.

Renesas

2.2 CPU Operating Modes

The H8S/2600 CPU has two operating modes: normal and advanced. Normal mode supports a maximum 64-kbyte address space. Advanced mode supports a maximum 16-Mbyte total address space. The mode is selected by the mode pins.

2.2.1 Normal Mode

The exception vector table and stack have the same structure as in the H8/300 CPU.

Address Space

A maximum address space of 64 kbytes can be accessed.

• Extended Registers (En)

The extended registers (E0 to E7) can be used as 16-bit registers, or as the upper 16-bit segments of 32-bit registers. When En is used as a 16-bit register it can contain any value, even when the corresponding general register (Rn) is used as an address register. If the general register is referenced in the register indirect addressing mode with pre-decrement (@–Rn) or post-increment (@Rn+) and a carry or borrow occurs, however, the value in the corresponding extended register (En) will be affected.

Instruction Set

All instructions and addressing modes can be used. Only the lower 16 bits of effective addresses (EA) are valid.

• Exception Vector Table and Memory Indirect Branch Addresses

In normal mode the top area starting at H'0000 is allocated to the exception vector table. One branch address is stored per 16 bits. The exception vector table differs depending on the microcontroller. The structure of exception vector table in normal mode is shown in figure 2.1. For details on the exception vector table, see section 4, Exception Handling.

The memory indirect addressing mode (@@aa:8) employed in the JMP and JSR instructions uses an 8-bit absolute address included in the instruction code to specify a memory operand that contains a branch address. In normal mode the operand is a 16-bit word operand, providing a 16-bit branch address. Branch addresses can be stored in the top area from H'0000 to H'00FF. Note that this area is also used for the exception vector table.

Stack Structure

When the program counter (PC) is pushed onto the stack in a subroutine call, and the PC, condition-code register (CCR), and extended control register (EXR) are pushed onto the stack in exception handling, they are stored as shown in figure 2.2. EXR is not pushed onto the stack in interrupt control mode 0. For details, see section 4, Exception Handling.

Note: Normal mode is not available in this LSI.






Figure 2.1 Exception Vector Table (Normal Mode)




Figure 2.2 Stack Structure in Normal Mode



2.2.2 Advanced Mode

Address Space

Linear access is provided to a 16-Mbyte maximum address space is provided.

• Extended Registers (En)

The extended registers (E0 to E7) can be used as 16-bit registers, or as the upper 16-bit segments of 32-bit registers or address registers.

• Instruction Set

All instructions and addressing modes can be used.

Exception Vector Table and Memory Indirect Branch Addresses

In advanced mode, the top area starting at H'00000000 is allocated to the exception vector table in units of 32 bits. In each 32 bits, the upper 8 bits are ignored and a branch address is stored in the lower 24 bits (figure 2.3). For details on the exception vector table, see section 4, Exception Handling.




Figure 2.3 Exception Vector Table (Advanced Mode)

The memory indirect addressing mode (@@aa:8) employed in the JMP and JSR instructions uses an 8-bit absolute address included in the instruction code to specify a memory operand that contains a branch address. In advanced mode the operand is a 32-bit longword operand, providing a 32-bit branch address. The upper 8 bits of these 32 bits are reserved area that is

Rev. 2.00, 05/04, page 14 of 442



regarded as H'00. Branch addresses can be stored in the area from H'00000000 to H'000000FF. Note that the first part of this range is also the exception vector table.

Stack Structure

In advanced mode, when the program counter (PC) is pushed onto the stack in a subroutine call, and the PC, condition-code register (CCR), and extended control register (EXR) are pushed onto the stack in exception handling, they are stored as shown in figure 2.4. When EXR is invalid, it is not pushed onto the stack. For details, see section 4, Exception Handling.




Figure 2.4 Stack Structure in Advanced Mode



2.3 Address Space

Figure 2.5 shows a memory map for the H8S/2600 CPU. The H8S/2600 CPU provides linear access to a maximum 64-kbyte address space in normal mode, and a maximum 16-Mbyte (architecturally 4-Gbyte) address space in advanced mode. The usable modes and address spaces differ depending on the product. For details on each product, refer to section 3, MCU Operating Modes.





Figure 2.5 Memory Map



2.4 Register Configuration

The H8S/2600 CPU has the internal registers shown in figure 2.6. There are two types of registers; general registers and control registers. The control registers are a 24-bit program counter (PC), an 8-bit extended control register (EXR), an 8-bit condition code register (CCR), and a 64-bit multiply-accumulate register (MAC).





2.4.1 General Registers

The H8S/2600 CPU has eight 32-bit general registers. These general registers are all functionally identical and can be used as both address registers and data registers. When a general register is used as a data register, it can be accessed as a 32-bit, 16-bit, or 8-bit register. Figure 2.7 illustrates the usage of the general registers. When the general registers are used as 32-bit registers or address registers, they are designated by the letters ER (ER0 to ER7).

The ER registers divide into 16-bit general registers designated by the letters E (E0 to E7) and R (R0 to R7). These registers are functionally equivalent, providing a maximum of sixteen 16-bit registers. The E registers (E0 to E7) are also referred to as extended registers.

The R registers divide into 8-bit general registers designated by the letters RH (R0H to R7H) and RL (R0L to R7L). These registers are functionally equivalent, providing a maximum of sixteen 8-bit registers.

The usage of each register can be selected independently.

General register ER7 has the function of stack pointer (SP) in addition to its general-register function, and is used implicitly in exception handling and subroutine calls. Figure 2.8 shows the stack.




Figure 2.7 Usage of General Registers






Figure 2.8 Stack

2.4.2 Program Counter (PC)

This 24-bit counter indicates the address of the next instruction the CPU will execute. The length of all CPU instructions is 2 bytes (one word), so the least significant PC bit is ignored (When an instruction is fetched, the least significant PC bit is regarded as 0).

2.4.3 Extended Control Register (EXR)

EXR is an 8-bit register that manipulates the LDC, STC, ANDC, ORC, and XORC instructions. When these instructions, except for the STC instruction, are executed, all interrupts including NMI will be masked for three states after execution is completed.

7 T 0 R/W Trace Bit When this bit is set to 1, a trace exception is generated each time an instruction is executed. When this bit is cleared to 0, instructions are executed in sequence. When this bit is cleared to 0, instructions are executed in sequence. 6 to 3 — All 1 — Reserved These bits are always read as 1. 2 I2 1 R/W These bits designate the interrupt mask level (0 to 7). For details, refer to section 5, Interrupt Controller. 0 I0 1 R/W	Bit	Bit Name	Initial Value	R/W	Description
generated each time an instruction is executed. When this bit is cleared to 0, instructions are executed in sequence. 6 to 3 — All 1 — Reserved These bits are always read as 1. 2 I2 1 R/W These bits designate the interrupt mask level (0 to These bits, refer to section 5, Interrupt Controller.	7	Т	0	R/W	Trace Bit
Image: State of the state o					generated each time an instruction is executed. When this bit is cleared to 0, instructions are
2 I2 1 R/W These bits designate the interrupt mask level (0 to 1 I1 1 R/W 7). For details, refer to section 5, Interrupt Controller.	6 to 3		All 1	_	Reserved
1 I1 1 R/W 7). For details, refer to section 5, Interrupt Controller.					These bits are always read as 1.
Controller.	2	12	1	R/W	5 1 (
	1	11	1	R/W	, , , , , , ,
	0	10	1	R/W	

2.4.4 Condition-Code Register (CCR)

This 8-bit register contains internal CPU status information, including an interrupt mask bit (I) and half-carry (H), negative (N), zero (Z), overflow (V), and carry (C) flags.

Operations can be performed on the CCR bits by the LDC, STC, ANDC, ORC, and XORC instructions. The N, Z, V, and C flags are used as branching conditions for conditional branch (Bcc) instructions.

Bit	Bit Name	Initial Value	R/W	Description
7	I	1	R/W	Interrupt Mask Bit
				Masks interrupts other than NMI when set to 1. NMI is accepted regardless of the I bit setting. The I bit is set to 1 by hardware at the start of an exception-handling sequence. For details, refer to section 5, Interrupt Controller.
6	UI	Undefined	R/W	User Bit or Interrupt Mask Bit
				Can be written and read by software using the LDC, STC, ANDC, ORC, and XORC instructions. This bit cannot be used as an interrupt mask bit in this LSI.
5	Н	Undefined	R/W	Half-Carry Flag
				When the ADD.B, ADDX.B, SUB.B, SUBX.B, CMP.B, or NEG.B instruction is executed, this flag is set to 1 if there is a carry or borrow at bit 3, and cleared to 0 otherwise. When the ADD.W, SUB.W, CMP.W, or NEG.W instruction is executed, the H flag is set to 1 if there is a carry or borrow at bit 11, and cleared to 0 otherwise. When the ADD.L, SUB.L, CMP.L, or NEG.L instruction is executed, the H flag is set to 1 if there is a carry or borrow at bit 27, and cleared to 0 otherwise.
4	U	Undefined	R/W	User Bit
				Can be written and read by software using the LDC, STC, ANDC, ORC, and XORC instructions.
3	Ν	Undefined	R/W	Negative Flag
				Stores the value of the most significant bit of data as a sign bit.
2	Z	Undefined	R/W	Zero Flag
				Set to 1 to indicate zero data, and cleared to 0 to indicate non-zero data.

Bit	Bit Name	Initial Value	R/W	Description
1	V	Undefined	R/W	Overflow Flag
				Set to 1 when an arithmetic overflow occurs, and cleared to 0 at other times.
0	С	Undefined	R/W	Carry Flag
				Set to 1 when a carry occurs, and cleared to 0 otherwise. Used by:
				Add instructions, to indicate a carry
				Subtract instructions, to indicate a borrow
				Shift and rotate instructions, to indicate a carry
				The carry flag is also used as a bit accumulator by bit manipulation instructions.

2.4.5 Multiply-Accumulate Register (MAC)

This 64-bit register stores the results of multiply-and-accumulate operations. It consists of two 32bit registers denoted MACH and MACL. The lower 10 bits of MACH are valid; the upper bits are a sign extension.

2.4.6 Initial Values of CPU Registers

Reset exception handling loads the CPU's program counter (PC) from the vector table, clears the trace bit in EXR to 0, and sets the interrupt mask bits in CCR and EXR to 1. The other CCR bits and the general registers are not initialized. In particular, the stack pointer (ER7) is not initialized. The stack pointer should therefore be initialized by an MOV.L instruction executed immediately after a reset.



2.5 Data Formats

The H8S/2600 CPU can process 1-bit, 4-bit (BCD), 8-bit (byte), 16-bit (word), and 32-bit (longword) data. Bit-manipulation instructions operate on 1-bit data by accessing bit n (n = 0, 1, 2, ..., 7) of byte operand data. The DAA and DAS decimal-adjust instructions treat byte data as two digits of 4-bit BCD data.

2.5.1 General Register Data Formats

Figure 2.9 shows the data formats in general registers.




Figure 2.9 General Register Data Formats (1)




Figure 2.9 General Register Data Formats (2)



2.5.2 Memory Data Formats

Figure 2.10 shows the data formats in memory. The H8S/2600 CPU can access word data and longword data in memory, however word or longword data must begin at an even address. If an attempt is made to access word or longword data at an odd address, an address error does not occur, however the least significant bit of the address is regarded as 0, so access begins the preceding address. This also applies to instruction fetches.

When ER7 is used as an address register to access the stack, the operand size should be word or longword.




Figure 2.10 Memory Data Formats

Renesas

2.6 **Instruction Set**


The H8S/2600 CPU has 69 instructions. The instructions are classified by function in table 2.1.

Function	Instructions	Size	Types
Data transfer	MOV	B/W/L	5
	POP* ¹ , PUSH* ¹	W/L	
	LDM, STM	L	
	MOVFPE* ³ , MOVTPE* ³	В	
Arithmetic	ADD, SUB, CMP, NEG	B/W/L	23
operations	ADDX, SUBX, DAA, DAS	В	
	INC, DEC	B/W/L	
	ADDS, SUBS	L	
	MULXU, DIVXU, MULXS, DIVXS	B/W	
	EXTU, EXTS	W/L	
	TAS* ⁴	В	
	MAC, LDMAC, STMAC, CLRMAC	_	
Logic operations	AND, OR, XOR, NOT	B/W/L	4
Shift	SHAL, SHAR, SHLL, SHLR, ROTL, ROTR, ROTXL, ROTXR	B/W/L	8
Bit manipulation	BSET, BCLR, BNOT, BTST, BLD, BILD, BST, BIST, BAND, BIAND, BOR, BIOR, BXOR, BIXOR	В	14
Branch	Bcc* ² , JMP, BSR, JSR, RTS	_	5
System control	TRAPA, RTE, SLEEP, LDC, STC, ANDC, ORC, XORC, NOP		9
Block data transfer	EEPMOV		1
			Total: 69

Instruction Classification Table 2.1

Notes: B: Byte

- W: Word
- L: Longword
- 1. POP.W Rn and PUSH.W Rn are identical to MOV.W @SP+, Rn and MOV.W Rn, @-SP. POP.L ERn and PUSH.L ERn are identical to MOV.L @SP+, ERn and MOV.L ERn, @-SP.
- 2. Bcc is the general name for conditional branch instructions.
- 3. Cannot be used in this LSI.
- 4. Only register ER0, ER1, ER4, or ER5 should be used when using the TAS instruction.





2.6.1 Table of Instructions Classified by Function

Tables 2.3 to 2.10 summarize the instructions in each functional category. The notation used in tables 2.3 to 2.10 is defined below.

Table 2.2 Operation Notation

Symbol	Description
Rd	General register (destination)*
Rs	General register (source)*
Rn	General register*
ERn	General register (32-bit register)
MAC	Multiply-accumulate register (32-bit register)
(EAd)	Destination operand
(EAs)	Source operand
EXR	Extended control register
CCR	Condition-code register
N	N (negative) flag in CCR
Z	Z (zero) flag in CCR
V	V (overflow) flag in CCR
С	C (carry) flag in CCR
PC	Program counter
SP	Stack pointer
#IMM	Immediate data
disp	Displacement
+	Addition
_	Subtraction
×	Multiplication
÷	Division
^	Logical AND
V	Logical OR
\oplus	Logical XOR
\rightarrow	Move
7	NOT (logical complement)
:8/:16/:24/:32	8-, 16-, 24-, or 32-bit length

to R7, E0 to E7), and 32-bit registers (ER0 to ER7).

Instructio	n Size*	Function
MOV	B/W/L	$(EAs) \rightarrow Rd, Rs \rightarrow (EAd)$ Moves data between two general registers or between a general register and memory, or moves immediate data to a general register.
MOVFPE	В	Cannot be used in this LSI.
MOVTPE	В	Cannot be used in this LSI.
POP	W/L	$@SP+ \rightarrow Rn$ Pops a general register from the stack. POP.W Rn is identical to MOV.W @SP+, Rn. POP.L ERn is identical to MOV.L $@SP+$, ERn.
PUSH	W/L	$Rn \rightarrow @-SP$ Pushes a general register onto the stack. PUSH.W Rn is identical to MOV.W Rn, @-SP. PUSH.L ERn is identical to MOV.L ERn, @-SP.
LDM	L	@SP+ \rightarrow Rn (register list) Pops two or more general registers from the stack.
STM	L	Rn (register list) \rightarrow @–SP Pushes two or more general registers onto the stack.
Note: *	Refers to the B: Byte W: Word L: Longword	operand size.

Table 2.3 Data Transfer Instructions



Table 2.4 Arithmetic Operations Instructions

Instruction	Size*1	Function
ADD SUB	B/W/L	$Rd \pm Rs \rightarrow Rd, Rd \pm \#IMM \rightarrow Rd$ Performs addition or subtraction on data in two general registers, or on immediate data and data in a general register (immediate byte data cannot be subtracted from byte data in a general register. Use the SUBX or ADD instruction).
ADDX SUBX	В	$\begin{array}{l} Rd\pmRs\pmC\toRd,Rd\pm\#IMM\pmC\toRd\\ Performs \text{ addition or subtraction with carry on byte data in two general registers, or on immediate data and data in a general register.} \end{array}$
INC DEC	B/W/L	$Rd \pm 1 \rightarrow Rd, Rd \pm 2 \rightarrow Rd$ Increments or decrements a general register by 1 or 2 (Byte operands can be incremented or decremented by 1 only).
ADDS SUBS	L	$\begin{array}{l} Rd\pm 1 \to Rd, Rd\pm 2 \to Rd, Rd\pm 4 \to Rd \\ Adds \text{ or subtracts the value 1, 2, or 4 to or from data in a 32-bit register.} \end{array}$
DAA DAS	В	Rd decimal adjust \rightarrow Rd Decimal-adjusts an addition or subtraction result in a general register by referring to the CCR to produce 4-bit BCD data.
MULXU	B/W	$Rd \times Rs \rightarrow Rd$ Performs unsigned multiplication on data in two general registers: either 8 bits × 8 bits \rightarrow 16 bits or 16 bits × 16 bits \rightarrow 32 bits.
MULXS	B/W	$Rd \times Rs \rightarrow Rd$ Performs signed multiplication on data in two general registers: either 8 bits × 8 bits \rightarrow 16 bits or 16 bits × 16 bits \rightarrow 32 bits.
DIVXU	B/W	Rd ÷ Rs → Rd Performs unsigned division on data in two general registers: either 16 bits ÷ 8 bits → 8-bit quotient and 8-bit remainder or 32 bits ÷ 16 bits → 16-bit quotient and 16-bit remainder.



Instruction	Size*1	Function
DIVXS	B/W	$Rd \div Rs \rightarrow Rd$ Performs signed division on data in two general registers: either 16 bits ÷ 8 bits \rightarrow 8-bit quotient and 8-bit remainder or 32 bits ÷ 16 bits \rightarrow 16-bit quotient and 16-bit remainder.
CMP	B/W/L	Rd – Rs, Rd – #IMM Compares data in a general register with data in another general register or with immediate data, and sets CCR bits according to the result.
NEG	B/W/L	$0 - Rd \rightarrow Rd$ Takes the two's complement (arithmetic complement) of data in a general register.
EXTU	W/L	Rd (zero extension) \rightarrow Rd Extends the lower 8 bits of a 16-bit register to word size, or the lower 16 bits of a 32-bit register to longword size, by padding with zeros on the left.
EXTS	W/L	Rd (sign extension) \rightarrow Rd Extends the lower 8 bits of a 16-bit register to word size, or the lower 16 bits of a 32-bit register to longword size, by extending the sign bit.
TAS* ²	В	@ERd – 0, 1 \rightarrow (<bit 7=""> of @ERd) Tests memory contents, and sets the most significant bit (bit 7) to 1.</bit>
MAC	_	$(EAs) \times (EAd) + MAC \rightarrow MAC$ Performs signed multiplication on memory contents and adds the result to the multiply-accumulate register. The following operations can be performed: 16 bits × 16 bits + 32 bits \rightarrow 32 bits, saturating 16 bits × 16 bits + 42 bits \rightarrow 42 bits, non-saturating
CLRMAC	—	$0 \rightarrow MAC$ Clears the multiply-accumulate register to zero.
LDMAC STMAC	L	$\text{Rs} \rightarrow \text{MAC}, \text{MAC} \rightarrow \text{Rd}$ Transfers data between a general register and a multiply-accumulate

W: Word

L: Longword

2. Only register ER0, ER1, ER4, or ER5 should be used when using the TAS instruction.

Instructio	n Size*	Function
AND	B/W/L	$Rd \land Rs \rightarrow Rd, Rd \land \#IMM \rightarrow Rd$ Performs a logical AND operation on a general register and another general register or immediate data.
OR	B/W/L	$Rd \lor Rs \rightarrow Rd, Rd \lor \#IMM \rightarrow Rd$ Performs a logical OR operation on a general register and another general register or immediate data.
XOR	B/W/L	$Rd \oplus Rs \rightarrow Rd, Rd \oplus \#IMM \rightarrow Rd$ Performs a logical exclusive OR operation on a general register and another general register or immediate data.
NOT	B/W/L	¬ (Rd) → (Rd) Takes the one's complement of general register contents.
Note: *	Refers to the	operand size.
	B: Byte	
	W: Word	
	L: Longword	

Table 2.5 Logic Operations Instructions

Table 2.6Shift Instructions

Instructio	n Size*	Function
SHAL SHAR	B/W/L	Rd (shift) \rightarrow Rd Performs an arithmetic shift on general register contents. 1-bit or 2-bit shifts are possible.
SHLL SHLR	B/W/L	Rd (shift) \rightarrow Rd Performs a logical shift on general register contents. 1-bit or 2-bit shifts are possible.
ROTL ROTR	B/W/L	Rd (rotate) \rightarrow Rd Rotates general register contents. 1-bit or 2-bit rotations are possible.
ROTXL ROTXR	B/W/L	Rd (rotate) \rightarrow Rd Rotates general register contents through the carry flag. 1-bit or 2-bit rotations are possible.
Note: *	Refers to the B: Byte	operand size.

W: Word

L: Longword



Instruction Size*		Function		
BSET	В	$1 \rightarrow$ (<bit-no.> of <ead>) Sets a specified bit in a general register or memory operand to 1. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.</ead></bit-no.>		
BCLR	В	$0 \rightarrow$ (<bit-no.> of <ead>) Clears a specified bit in a general register or memory operand to 0. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.</ead></bit-no.>		
BNOT	В	¬ (<bit-no.> of <ead>) → (<bit-no.> of <ead>) Inverts a specified bit in a general register or memory operand. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.</ead></bit-no.></ead></bit-no.>		
BTST	В	¬ (<bit-no.> of <ead>) → Z Tests a specified bit in a general register or memory operand and sets clears the Z flag accordingly. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.</ead></bit-no.>		
BAND	В	$C \land (of) \rightarrow C$ ANDs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag.		
BIAND	В	$C \land \neg$ (<bit-no.> of <ead>) $\rightarrow C$ ANDs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag. The bit number is specified by 3-bit immediate data.</ead></bit-no.>		
BOR	В	$C \lor ($ bit-No.> of <ead>) $\rightarrow C$ ORs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag.</ead>		
BIOR	В	$C \lor \neg$ (<bit-no.> of <ead>) $\rightarrow C$ ORs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag. The bit number is specified by 3-bit immediate data.</ead></bit-no.>		

Table 2.7 Bit Manipulation Instructions

Rev. 2.00, 05/04, page 31 of 442


Instruction	n Size*	Function
BXOR	В	$C \oplus (of) \rightarrow C$ XORs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag.
BIXOR	В	$C \oplus \neg$ (<bit-no.> of <ead>) $\rightarrow C$ XORs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag. The bit number is specified by 3-bit immediate data.</ead></bit-no.>
BLD	В	(bit-No.> of <ead>) \rightarrow C Transfers a specified bit in a general register or memory operand to the carry flag.</ead>
BILD	В	¬ (<bit-no.> of <ead>) → C Transfers the inverse of a specified bit in a general register or memory operand to the carry flag. The bit number is specified by 3-bit immediate data.</ead></bit-no.>
BST	В	$C \rightarrow$ (<bit-no.> of <ead>) Transfers the carry flag value to a specified bit in a general register or memory operand.</ead></bit-no.>
BIST	В	\neg C \rightarrow (<bit-no.> of <ead>) Transfers the inverse of the carry flag value to a specified bit in a general register or memory operand. The bit number is specified by 3-bit immediate data.</ead></bit-no.>
Note: *	Refers to the	e operand size.

B: Byte



Instruction	Size	Function				
Bcc	—		Branches to a specified address if a specified condition is true. The branching conditions are listed below.			
		Mnemonic	Description	Condition		
		BRA (BT)	Always (true)	Always		
		BRN (BF)	Never (false)	Never		
		BHI	High	$C \lor Z = 0$		
		BLS	Low or same	C ∨ Z = 1		
		BCC (BHS)	Carry clear (high or same)	C = 0		
		BCS (BLO)	Carry set (low)	C = 1		
		BNE	Not equal	Z = 0		
		BEQ	Equal	Z = 1		
		BVC	Overflow clear	V = 0		
		BVS	Overflow set	V = 1		
		BPL	Plus	N = 0		
		BMI	Minus	N = 1		
		BGE	Greater or equal	$N \oplus V = 0$		
		BLT	Less than	N ⊕ V = 1		
		BGT	Greater than	$Z \lor (N \oplus V) = 0$		
		BLE	Less or equal	$Z_{\vee}(N \oplus V) = 1$		
JMP	_	Branches unco	nditionally to a specified	address.		
BSR			subroutine at a specified			
JSR	_		subroutine at a specified			
RTS	_	Returns from a				

Table 2.8Branch Instructions



Instructio	on Size*	Function	
TRAPA		Starts trap-instruction exception handling.	
RTE	_	Returns from an exception-handling routine.	
SLEEP	_	Causes a transition to a power-down state.	
LDC	B/W	$(EAs) \rightarrow CCR$, $(EAs) \rightarrow EXR$ Moves the source operand contents or immediate data to CCR or EXR. Although CCR and EXR are 8-bit registers, word-size transfers are performed between them and memory. The upper 8 bits are valid.	
STC	B/W	$CCR \rightarrow (EAd), EXR \rightarrow (EAd)$ Transfers CCR or EXR contents to a general register or memory. Although CCR and EXR are 8-bit registers, word-size transfers are performed between them and memory. The upper 8 bits are valid.	
ANDC	В	$\label{eq:CCR} \begin{array}{l} CCR \land \#IMM \to CCR, EXR \land \#IMM \to EXR \\ Logically \ ANDs \ the \ CCR \ or \ EXR \ contents \ with \ immediate \ data. \end{array}$	
ORC	В	$\label{eq:CCR} CCR \lor \#IMM \to CCR, EXR \lor \#IMM \to EXR \\ \mbox{Logically ORs the CCR or EXR contents with immediate data.}$	
XORC	В	$\begin{array}{l} CCR \oplus \#IMM \to CCR, EXR \oplus \#IMM \to EXR \\ Logically \; XORs \; the \; CCR \; or \; EXR \; contents \; with \; immediate \; data. \end{array}$	
NOP	_	$PC + 2 \rightarrow PC$ Only increments the program counter.	
Note: *	Refers to the B: Byte W: Word L: Longword	operand size.	

Table 2.9 System Control Instructions



Instruction	Size	Function
EEPMOV.B	_	if R4L \neq 0 then Repeat @ER5+ \rightarrow @ER6+ R4L-1 \rightarrow R4L Until R4L = 0 else next;
EEPMOV.W	_	if R4 \neq 0 then Repeat @ER5+ \rightarrow @ER6+ R4–1 \rightarrow R4 Until R4 = 0 else next;
		Transfers a data block. Starting from the address set in ER5, transfers data for the number of bytes set in R4L or R4 to the address location set in ER6.
		Execution of the next instruction begins as soon as the transfer is completed.

Table 2.10 Block Data Transfer Instructions



2.6.2 Basic Instruction Formats

This LSI instructions consist of 2-byte (1-word) units. An instruction consists of an operation field (op field), a register field (r field), an effective address extension (EA field), and a condition field (cc).

Figure 2.11 shows examples of instruction formats.

• Operation Field

Indicates the function of the instruction, the addressing mode, and the operation to be carried out on the operand. The operation field always includes the first four bits of the instruction. Some instructions have two operation fields.

• Register Field

Specifies a general register. Address registers are specified by 3 bits, and data registers by 3 bits or 4 bits. Some instructions have two register fields. Some have no register field.

Effective Address Extension

8, 16, or 32 bits specifying immediate data, an absolute address, or a displacement.

Condition Field

Specifies the branching condition of Bcc instructions.

(1) Op	(1) Operation field only					
[ор			NOP, RTS, etc.		
(2) Op	eration field and register t	ields				
[ор	rn	rm	ADD.B Rn, Rm, etc.		
(3) Op	eration field, register field	s, and effective	address extens	ion		
	op rn rm MOV.B @(d:16, Rn), Rm, etc.					
	EA (disp)					
(4) Operation field, effective address extension, and condition field						
	ор сс	BRA d:16, etc.				

Figure 2.11 Instruction Formats (Examples)

Renesas

2.7 Addressing Modes and Effective Address Calculation

The H8S/2600 CPU supports the eight addressing modes listed in table 2.11. Each instruction uses a subset of these addressing modes. Arithmetic and logic instructions can use the register direct and immediate modes. Data transfer instructions can use all addressing modes except programcounter relative and memory indirect. Bit manipulation instructions use register direct, register indirect, or the absolute addressing mode to specify an operand, and register direct (BSET, BCLR, BNOT, and BTST instructions) or immediate (3-bit) addressing mode to specify a bit number in the operand.

No.	Addressing Mode	Symbol
1	Register direct	Rn
2	Register indirect	@ERn
3	Register indirect with displacement	@(d:16,ERn)/@(d:32,ERn)
4	Register indirect with post-increment Register indirect with pre-decrement	@ERn+ @-ERn
5	Absolute address	@aa:8/@aa:16/@aa:24/@aa:32
6	Immediate	#xx:8/#xx:16/#xx:32
7	Program-counter relative	@(d:8,PC)/@(d:16,PC)
8	Memory indirect	@@aa:8

Table 2.11 Addressing Modes

2.7.1 Register Direct—Rn

The register field of the instruction specifies an 8-, 16-, or 32-bit general register containing the operand. R0H to R7H and R0L to R7L can be specified as 8-bit registers. R0 to R7 and E0 to E7 can be specified as 16-bit registers. ER0 to ER7 can be specified as 32-bit registers.

2.7.2 Register Indirect—@ERn

The register field of the instruction code specifies an address register (ERn) which contains the address of the operand on memory. If the address is a program instruction address, the lower 24 bits are valid and the upper 8 bits are all assumed to be 0 (H'00).

2.7.3 Register Indirect with Displacement—@(d:16, ERn) or @(d:32, ERn)

A 16-bit or 32-bit displacement contained in the instruction is added to an address register (ERn) specified by the register field of the instruction, and the sum gives the address of a memory operand. A 16-bit displacement is sign-extended when added.



2.7.4 Register Indirect with Post-Increment or Pre-Decrement—@ERn+ or @-ERn

Register Indirect with Post-Increment—@**ERn+:** The register field of the instruction code specifies an address register (ERn) which contains the address of a memory operand. After the operand is accessed, 1, 2, or 4 is added to the address register contents and the sum is stored in the address register. The value added is 1 for byte access, 2 for word transfer instruction, or 4 for longword transfer instruction. For the word or longword transfer instructions, the register value should be even.

Register Indirect with Pre-Decrement—@-**ERn:** The value 1, 2, or 4 is subtracted from an address register (ERn) specified by the register field in the instruction code, and the result is the address of a memory operand. The result is also stored in the address register. The value subtracted is 1 for byte access, 2 for word transfer instruction, or 4 for longword transfer instruction. For the word or longword transfer instructions, the register value should be even.

2.7.5 Absolute Address—@aa:8, @aa:16, @aa:24, or @aa:32

The instruction code contains the absolute address of a memory operand. The absolute address may be 8 bits long (@aa:8), 16 bits long (@aa:16), 24 bits long (@aa:24), or 32 bits long (@aa:32). Table 2.12 indicates the accessible absolute address ranges.

To access data, the absolute address should be 8 bits (@aa:8), 16 bits (@aa:16), or 32 bits (@aa:32) long. For an 8-bit absolute address, the upper 24 bits are all assumed to be 1 (H'FFFF). For a 16-bit absolute address the upper 16 bits are a sign extension. A 32-bit absolute address can access the entire address space.

A 24-bit absolute address (@aa:24) indicates the address of a program instruction. The upper 8 bits are all assumed to be 0 (H'00).

Absolute Address		Normal Mode*	Advanced Mode
Data address	8 bits (@aa:8)	H'FF00 to H'FFFF	H'FFFF00 to H'FFFFFF
	16 bits (@aa:16)	H'0000 to H'FFFF	H'000000 to H'007FFF, H'FF8000 to H'FFFFFF
	32 bits (@aa:32)		H'000000 to H'FFFFFF
Program instruction address	24 bits (@aa:24)		

Table 2.12 Absolute Address Access Ranges

Note: * Normal mode is not available in this LSI.



2.7.6 Immediate—#xx:8, #xx:16, or #xx:32

The instruction contains 8-bit (#xx:8), 16-bit (#xx:16), or 32-bit (#xx:32) immediate data as an operand.

The ADDS, SUBS, INC, and DEC instructions contain immediate data implicitly. Some bit manipulation instructions contain 3-bit immediate data in the instruction code, specifying a bit number. The TRAPA instruction contains 2-bit immediate data in its instruction code, specifying a vector address.

2.7.7 Program-Counter Relative—@(d:8, PC) or @(d:16, PC)

This mode is used in the Bcc and BSR instructions. An 8-bit or 16-bit displacement contained in the instruction is sign-extended and added to the 24-bit PC contents to generate a branch address. Only the lower 24 bits of this branch address are valid; the upper 8 bits are all assumed to be 0 (H'00). The PC value to which the displacement is added is the address of the first byte of the next instruction, so the possible branching range is -126 to +128 bytes (-63 to +64 words) or -32766 to +32768 bytes (-16383 to +16384 words) from the branch instruction. The resulting value should be an even number.

2.7.8 Memory Indirect—@@aa:8

This mode can be used by the JMP and JSR instructions. The instruction code contains an 8-bit absolute address specifying a memory operand. This memory operand contains a branch address. The upper bits of the absolute address are all assumed to be 0, so the address range is 0 to 255 (H'0000 to H'00FF in normal mode, H'000000 to H'000FF in advanced mode). In normal mode, the memory operand is a word operand and the branch address is 16 bits long. In advanced mode, the memory operand is a longword operand, the first byte of which is assumed to be 0 (H'00).

Note that the first part of the address range is also the exception vector area. For further details, refer to section 4, Exception Handling.

If an odd address is specified in word or longword memory access, or as a branch address, the least significant bit is regarded as 0, causing data to be accessed or instruction code to be fetched at the address preceding the specified address (For further information, see 2.5.2, Memory Data Formats).

Note: Normal mode is not available in this LSI.

Rev. 2.00, 05/04, page 39 of 442






Figure 2.12 Branch Address Specification in Memory Indirect Mode





2.7.9 Effective Address Calculation

Table 2.13 indicates how effective addresses are calculated in each addressing mode. In normal mode the upper 8 bits of the effective address are ignored in order to generate a 16-bit address.

Note: Normal mode is not available in this LSI.

 Table 2.13
 Effective Address Calculation





Note: * Normal mode is not available in this LSI.

2.8 Processing States

The H8S/2600 CPU has five main processing states: the reset state, exception handling state, program execution state, bus-released state, and power-down state. Figure 2.13 indicates the state transitions.

Reset State

In this state, the CPU and all on-chip peripheral modules are initialized and not operating. When the $\overline{\text{RES}}$ input goes low, all current processing stops and the CPU enters the reset state. All interrupts are masked in the reset state. Reset exception handling starts when the $\overline{\text{RES}}$ signal changes from low to high. For details, refer to section 4, Exception Handling. The reset state can also be entered by a watchdog timer overflow.

• Exception-Handling State

The exception-handling state is a transient state that occurs when the CPU alters the normal processing flow due to an exception source, such as a reset, trace, interrupt, or trap instruction. The CPU fetches a start address (vector) from the exception vector table and branches to that address. For further details, refer to section 4, Exception Handling.

• Program Execution State

In this state, the CPU executes program instructions in sequence.

Bus-Released State

In a product which has a bus master other than the CPU, such as a data transfer controller (DTC), the bus-released state occurs when the bus has been released in response to a bus request from a bus master other than the CPU.

While the bus is released, the CPU halts operations.

• Program stop state

This is a power-down state in which the CPU stops operating. The program stop state occurs when a SLEEP instruction is executed or the CPU enters hardware standby mode. For further details, refer to section 16, Power-Down Modes.






Figure 2.13 State Transitions

2.9 Usage Notes

2.9.1 Usage Notes on Bit Manipulation Instructions

The BSET, BCLR, BNOT, BST, and BIST instructions are used to read data in bytes, then, after bit manipulation, they write data in bytes again. Therefore, special care is necessary to use these instructions for the registers and the ports that include write-only bit.

The BCLR instruction can be used to clear the flags in the internal I/O registers to 0. In this time, if it is obvious that the flag has been set to 1 in the interrupt processing routine or other processing, there is no need to read the flag beforehand.



Section 3 MCU Operating Modes

3.1 Operating Mode Selection

This LSI supports only operating mode 7, that is, the advanced single-chip mode. The operating mode is determined by the setting of the mode pins (MD2 to MD0). Only mode 7 can be used in this LSI. Therefore, all mode pins must be fixed high, as shown in table 3.1. Do not change the mode pin settings during operation.

MCU			CPU			External Data Bus		
Operating Mode	MD2	MD1	MD0	Operating Mode	Description	On-Chip ROM	Initial Width	Max. Width
7	1	1	1	Advanced mode	Single-chip mode	Enabled	—	_

Table 3.1 MCU Operating Mode Selection



3.2 Register Descriptions

The following registers are related to the operating mode.

- Mode control register (MDCR)
- System control register (SYSCR)

3.2.1 Mode Control Register (MDCR)

MDCR monitors the current operating mode of this LSI.

Bit	Bit Name	Initial Value	R/W	Descriptions
7	_	1	R/W	Reserved
				The write value should always be 1.
6 to 3	_	All 0	_	Reserved
				These bits are always read as 0. The write value should always be 0.
2	MDS2	*	R	Mode Select 2 to 0
1	MDS1	*	R	These bits indicate the input levels at pins MD2 to MD0
0	MDS0	*	R	(the current operating mode). Bits MDS2 to MDS0 correspond to MD2 to MD0. MDS2 to MDS0 are read- only bits and they cannot be written to. The mode pin (MD2 to MD0) input levels are latched into these bits when MDCR is read. These latches are canceled by a reset. These latches are canceled by a reset.

Note: * The initial values are determined according to the settings of the MD2 to MD0 pins.

3.2.2 System Control Register (SYSCR)

SYSCR selects saturating or non-saturating calculation for the MAC instruction, selects the interrupt control mode and the detected edge for NMI, and enables or disables on-chip RAM.

		Initial		
Bit	Bit Name	Value	R/W	Descriptions
7	MACS	0	—	MAC Saturation
				Selects either saturating or non-saturating calculation for the MAC instruction.
				0: Non-saturating calculation for the MAC instruction
				1: Saturating calculation for the MAC instruction

6 — 0		Descriptions
\mathbf{D} — \mathbf{U}		Reserved
		This bit is always read as 0 and cannot be modified.
5 INTM1 0	R/W	These bits select the control mode of the interrupt
4 INTMO 0	R/W	controller. For details of the interrupt control modes, see 5.6, Interrupt Control Modes and Interrupt Operation.
		00: Interrupt control mode 0
		01: Setting prohibited
		10: Interrupt control mode 2
		11: Setting prohibited
3 NMIEG 0	R/W	NMI Edge Select
		Selects the valid edge of the NMI interrupt input.
		0: An interrupt is requested at the falling edge of NMI input
		1: An interrupt is requested at the rising edge of NMI input
2, 1 — All 0	_	Reserved
		These bits are always read as 0 and cannot be modified.
0 RAME 1	R/W	RAM Enable
		Enables or disables on-chip RAM. The RAME bit is initialized when the reset status is released.
		0: On-chip RAM is disabled
		1: On-chip RAM is enabled



3.3 Pin Functions in Each Operating Mode

The CPU can access a 16-Mbyte address space in advanced mode. The on-chip ROM is enabled, however external addresses cannot be accessed. All I/O ports are available for use as input/output ports.

3.3.1 Pin Functions

Table 3.2 shows their functions in mode 7.

Table 3.2 Pin Functions in Each Operating Mode

	Port	Mode 7
Port 1		Р
Port A	PA3 to PA0	Р
Port B		Р
Port C		Р
Port D		Р
Port F	PF7	P*/C
	PF6 to PF0	Р

Legend:

P: I/O port

- A: Address bus output
- D: Data bus I/O
- C: Control signals, clock I/O
- *: After reset



3.4 Address Map

Figure 3.1 shows the address map in each operating mode.




Figure 3.1 Address Map

Rev. 2.00, 05/04, page 50 of 442



Section 4 Exception Handling

4.1 Exception Handling Types and Priority

As table 4.1 indicates, exception handling may be caused by a reset, trap instruction, or interrupt. Exception handling is prioritized as shown in table 4.1. If two or more exceptions occur simultaneously, they are accepted and processed in order of priority. Exception sources, the stack structure, and operation of the CPU vary depending on the interrupt control mode. For details on the interrupt control mode, refer to section 5, Interrupt Controller.

Priority	Exception Type	Start of Exception Handling	
High	Reset	Starts immediately after a low-to-high transition at the $\overline{\text{RES}}$ pin, or when the watchdog timer overflows. The CPU enters the reset state when the $\overline{\text{RES}}$ pin is low.	
	Trace ^{*1}	Starts when execution of the current instruction or exception handling ends, if the trace (T) bit in the EXR is set to 1	
	Direct transition	Starts when a direction transition occurs as the result of SLEEP instruction execution.	
	Interrupt	Starts when execution of the current instruction or exception handling ends, if an interrupt request has been issued*2	
Low	Trap instruction *3	Started by execution of a trap instruction (TRAPA)	
Notes: 1	Traces are enabled only i	n interrupt control mode 2 Trace exception handling is not	

Table 4.1	Exception	Types and	Priority
-----------	-----------	-----------	----------

Notes: 1. Traces are enabled only in interrupt control mode 2. Trace exception handling is not executed after execution of an RTE instruction.

2. Interrupt detection is not performed on completion of ANDC, ORC, XORC, or LDC instruction execution, or on completion of reset exception handling.

3. Trap instruction exception handling requests are accepted at all times in program execution state.

4.2 Exception Sources and Exception Vector Table

Different vector addresses are assigned to different exception sources. Table 4.2 lists the exception sources and their vector addresses. Since the usable modes differ depending on the product, for details on each product, refer to section 3, MCU Operating Modes.



			Vector	Vector Address* ¹		
Exception Source		Vector Number	Normal Mode	Advanced Mode		
Power-on reset		0	H'0000 to H'0001	H'0000 to H'0003		
Manual reset *2		1	H'0002 to H'0003	H'0004 to H'0007		
Reserved for syste	em use	2	H'0004 to H'0005	H'0008 to H'000B		
		3	H'0006 to H'0007	H'000C to H'000F		
		4	H'0008 to H'0019	H'0010 to H'0013		
Trace		5	H'000A to H'000B	H'0014 to H'0017		
Interrupt (direct tra	ansitions)	6	H'000C to H'000D	H'0018 to H'001B		
Interrupt (NMI)		7	H'000E to H'000F	H'001C to H'001F		
Trap instruction (#	0)	8	H'0010 to H'0011	H'0020 to H'0023		
(#	1)	9	H'0012 to H'0013	H'0024 to H'0027		
(#	2)	10	H'0014 to H'0015	H'0028 to H'002B		
(#	3)	11	H'0016 to H'0017	H'002C to H'002F		
Reserved for syste	em use	12	H'0018 to H'0019	H'0030 to H'0033		
		13	H'001A to H'001B	H'0034 to H'0037		
		14	H'001C to H'001D	H'0038 to H'003B		
		15	H'001E to H'001F	H'003C to H'003F		
External interrupt	IRQ0	16	H'0020 to H'0021	H'0040 to H'0043		
	IRQ1	17	H'0022 to H'0023	H'0044 to H'0047		
	IRQ2	18	H'0024 to H'0025	H'0048 to H'004B		
	IRQ3	19	H'0026 to H'0027	H'004C to H'004F		
	IRQ4	20	H'0028 to H'0029	H'0050 to H'0053		
	IRQ5	21	H'002A to H'002B	H'0054 to H'0057		
Reserved for syste	em use	22	H'002C to H'002D	H'0058 to H'005B		
		23	H'002E to H'002F	H'005C to H'005F		
Internal interrupt*3	5	24	H'0030 to H'0031	H'0060 to H'0063		
		127	H'00FE to H'00FF	H'01FC to H'01FF		

Table 4.2 Exception Handling Vector Table

Notes: 1. Lower 16 bits of the address.

2. Not available in this LSI.

3. For details of internal interrupt vectors, see 5.5, Interrupt Exception Handling Vector Table.

4.3 Reset

A reset has the highest exception priority.

When the $\overline{\text{RES}}$ pin goes low, all processing halts and this LSI enters the reset. To ensure that this LSI is reset, hold the $\overline{\text{RES}}$ pin low for at least 20 ms at power-up. To reset the chip during operation, hold the $\overline{\text{RES}}$ pin low for at least 20 states. A reset initializes the internal state of the CPU and the registers of on-chip peripheral modules.

The chip can also be reset by overflow of the watchdog timer. For details, see section 9, Watchdog Timer (WDT).

The interrupt control mode is 0 immediately after reset.

4.3.1 Reset Exception Handling

When the $\overline{\text{RES}}$ pin goes high after being held low for the necessary time, this LSI starts reset exception handling as follows:

- 1. The internal state of the CPU and the registers of the on-chip peripheral modules are initialized, the T bit is cleared to 0 in EXR, and the I bit is set to 1 in EXR and CCR.
- 2. The reset exception handling vector address is read and transferred to the PC, and program execution starts from the address indicated by the PC.

Figures 4.1 and 4.2 show examples of the reset sequence.






Figure 4.1 Reset Sequence (Advanced Mode with On-Chip ROM Enabled)






Figure 4.2 Reset Sequence (Advanced Mode with On-Chip ROM Disabled: Cannot Be Used in this LSI)

4.3.2 Interrupts after Reset

If an interrupt is accepted after a reset and before the stack pointer (SP) is initialized, the PC and CCR will not be saved correctly, leading to a program crash. To prevent this, all interrupt requests, including NMI, are disabled immediately after a reset. Since the first instruction of a program is always executed immediately after the reset state ends, make sure that this instruction initializes the stack pointer (example: MOV.L #xx: 32, SP).

4.3.3 State of On-Chip Peripheral Modules after Reset Release

After reset release, MSTPCRA to MSTPCRC are initialized to H'3F, H'FF, and H'FF, respectively, and all modules enter module stop mode. Consequently, on-chip peripheral module registers cannot be read or written to. Register reading and writing is enabled when the module stop mode is exited.



4.4 Traces

Traces are enabled in interrupt control mode 2. Trace mode is not activated in interrupt control mode 0, irrespective of the state of the T bit. For details of interrupt control modes, see section 5, Interrupt Controller.

If the T bit in EXR is set to 1, trace mode is activated. In trace mode, a trace exception occurs on completion of each instruction. Trace mode is not affected by interrupt masking. Table 4.3 shows the state of CCR and EXR after execution of trace exception handling. Trace mode is canceled by clearing the T bit in EXR to 0. The T bit saved on the stack retains its value of 1, and when control is returned from the trace exception handling routine by the RTE instruction, trace mode resumes. Trace exception handling is not carried out after execution of the RTE instruction.

Interrupts are accepted even within the trace exception handling routine.

Table 4.3	Status of CCR and EXR after Trace Exception Handling
	Status of Containe Entre and Entrephon Handling

CCR I UI			EXR	
		I2 to I0 T		
Trace exception handling cannot be used.				
1	_	—	0	
	1 1	I UI	I UI I2 to I0	

Legend:

1: Set to 1

0: Cleared to 0

-: Retains value prior to execution

4.5 Interrupts

Interrupts are controlled by the interrupt controller. The interrupt controller has two interrupt control modes and can assign interrupts other than NMI to eight priority/mask levels to enable multiplexed interrupt control. The source to start interrupt exception handling and the vector address differ depending on the product. For details, refer to section 5, Interrupt Controller.

Interrupt exception handling is conducted as follows:

- 1. The values in the program counter (PC), condition code register (CCR), and extended control register (EXR) are saved to the stack.
- 2. The interrupt mask bit is updated and the T bit is cleared to 0.
- 3. A vector address corresponding to the interrupt source is generated, the start address is loaded from the vector table to the PC, and program execution begins from that address.



4.6 Trap Instruction

Trap instruction exception handling starts when a TRAPA instruction is executed. Trap instruction exception handling can be executed at all times in the program execution state.

Trap instruction exception handling is conducted as follows:

- 1. The values in the program counter (PC), condition code register (CCR), and extended control register (EXR) are saved to the stack.
- 2. The interrupt mask bit is updated and the T bit is cleared.
- 3. A vector address corresponding to the interrupt source is generated, the start address is loaded from the vector table to the PC, and program execution starts from that address.

The TRAPA instruction fetches a start address from a vector table entry corresponding to a vector number from 0 to 3, as specified in the instruction code.

Table 4.4 shows the status of CCR and EXR after execution of trap instruction exception handling.

		CCR	EXR		
Interrupt Control Mode	I	UI	l2 to l0	Т	
0	1	_	—	—	
2	1		_	0	

Legend:

1: Set to 1

0: Cleared to 0

-: Retains value prior to execution



4.7 Stack Status after Exception Handling

Figure 4.3 shows the stack after completion of trap instruction exception handling and interrupt exception handling.




Figure 4.3 Stack Status after Exception Handling

4.8 Usage Note

When accessing word data or longword data, this LSI assumes that the lowest address bit is 0. The stack should always be accessed by word transfer instruction or longword transfer instruction, and the value of the stack pointer (SP, ER7) should always be kept even. Use the following instructions to save registers:

PUSH.W	Rn	(or	MOV.W	Rn,	@-SP)
PUSH.L	ERn	(or	MOV.L	ERn,	@-SP)

Use the following instructions to restore registers:

POP.W	Rn	(or MOV.W @SP+, R	n)
POP.L	ERn	(or MOV.L @SP+, E	Rn)

Setting SP to an odd value may lead to a malfunction. Figure 4.4 shows an example of what happens when the SP value is odd.




Figure 4.4 Operation when SP Value Is Odd

Rev. 2.00, 05/04, page 60 of 442



Section 5 Interrupt Controller

5.1 Features

- Two interrupt control modes
 - Any of two interrupt control modes can be set by means of the INTM1 and INTM0 bits in the system control register (SYSCR).
- Priorities settable with IPR
 - An interrupt priority register (IPR) is provided for setting interrupt priorities. Eight priority levels can be set for each module for all interrupts except NMI. NMI is assigned the highest priority level of 8, and can be accepted at all times.
- Independent vector addresses
 - All interrupt sources are assigned independent vector addresses, making it unnecessary for the source to be identified in the interrupt handling routine.
- Seven external interrupts
 - NMI is the highest-priority interrupt, and is accepted at all times. Rising edge or falling edge can be selected for NMI. Falling edge, rising edge, or both edge detection, or level sensing, can be selected for IRQ0 to IRQ5.



A block diagram of the interrupt controller is shown in figure 5.1.




Figure 5.1 Block Diagram of Interrupt Controller



5.2 Input/Output Pins

Table 5.1 summarizes the pins of the interrupt controller.


Name	I/O	Function
NMI	Input	Nonmaskable external interrupt Rising or falling edge can be selected
IRQ5 IRQ4 IRQ3 IRQ2 IRQ1 IRQ0	Input Input Input Input Input Input	Maskable external interrupts Rising, falling, or both edges, or level sensing, can be selected

Table 5.1Pin Configuration

5.3 **Register Descriptions**

The interrupt controller has the following registers. For details on the system control register (SYSCR), refer to 3.2.2, System Control Register (SYSCR).

- System control register (SYSCR)
- IRQ sense control register H (ISCRH)
- IRQ sense control register L (ISCRL)
- IRQ enable register (IER)
- IRQ status register (ISR)
- Interrupt priority register A (IPRA)
- Interrupt priority register B (IPRB)
- Interrupt priority register D (IPRD)
- Interrupt priority register E (IPRE)
- Interrupt priority register F (IPRF)
- Interrupt priority register G (IPRG)
- Interrupt priority register H (IPRH)
- Interrupt priority register J (IPRJ)
- Interrupt priority register K (IPRK)
- Interrupt priority register M (IPRM)



5.3.1 Interrupt Priority Registers A, B, D to H, J, K, M (IPRA, IPRB, IPRD to IPRH, IPRJ, IPRK, IPRM)

IPR are ten 8-bit readable/writable registers that set priorities (levels 7 to 0) for interrupts other than NMI.

The correspondence between interrupt sources and IPR settings is shown in table 5.2. Setting a value in the range from H'0 to H'7 in the 3-bit groups of bits 0 to 2 and 4 to 6 sets the priority of the corresponding interrupt.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	—	0		Reserved
				These bits are always read as 0.
6	IPR6	1	R/W	Sets the priority of the corresponding interrupt source.
5	IPR5	1	R/W	000: Priority level 0 (Lowest)
4	IPR4	1	R/W	001: Priority level 1
				010: Priority level 2
				011: Priority level 3
				100: Priority level 4
				101: Priority level 5
				110: Priority level 6
				111: Priority level 7 (Highest)
3	—	0		Reserved
				This bit is always read as 0.
2	IPR2	1	R/W	Sets the priority of the corresponding interrupt source.
1	IPR1	1	R/W	000: Priority level 0 (Lowest)
0	IPR0	1	R/W	001: Priority level 1
				010: Priority level 2
				011: Priority level 3
				100: Priority level 4
				101: Priority level 5
				110: Priority level 6
				111: Priority level 7 (Highest)

5.3.2 IRQ Enable Register (IER)

Initial Bit Value R/W Description Bit Name 7,6 All 0 R/W Reserved The write value should always be 0. 5 IRQ5E 0 R/W **IRQ5** Enable The IRQ5 interrupt request is enabled when this bit is 1. IRQ4E 0 **IRQ4** Enable 4 R/W The IRQ4 interrupt request is enabled when this bit is 1. 3 **IRQ3** Enable IRQ3E 0 R/W The IRQ3 interrupt request is enabled when this bit is 1. 2 IRQ2E 0 R/W **IRQ2** Enable The IRQ2 interrupt request is enabled when this bit is 1. 1 IRQ1E 0 R/W **IRQ1** Enable The IRQ1 interrupt request is enabled when this bit is 1. 0 IRQ0E R/W **IRQ0** Enable 0 The IRQ0 interrupt request is enabled when this bit is 1.

IER controls the enabling and disabling of interrupt requests IRQ0 to IRQ5.



5.3.3 IRQ Sense Control Registers H and L (ISCRH, ISCRL)

ISCR selects the source that generates an interrupt request at pins $\overline{IRQ0}$ to $\overline{IRQ5}$.

Bit	Bit Name	Initial Value	R/W	Description
15 to 12	_	All 0	R/W	Reserved
				The write value should always be 0.
11	IRQ5SCB	0	R/W	IRQ5 Sense Control B
10	IRQ5SCA	0	R/W	IRQ5 Sense Control A
				00: Interrupt request generated at IRQ5 input level low
				01: Interrupt request generated at falling edge of IRQ5 input
				10: Interrupt request generated at rising edge of IRQ5 input
				11: Interrupt request generated at both falling and rising edges of IRQ5 input
9	IRQ4SCB	0	R/W	IRQ4 Sense Control B
8	IRQ4SCA	0	R/W	IRQ4 Sense Control A
				00: Interrupt request generated at IRQ4 input level low
				01: Interrupt request generated at falling edge of IRQ4 input
				10: Interrupt request generated at rising edge of IRQ4 input
				11: Interrupt request generated at both falling and rising edges of IRQ4 input
7	IRQ3SCB	0	R/W	IRQ3 Sense Control B
6	IRQ3SCA	0	R/W	IRQ3 Sense Control A
				00: Interrupt request generated at IRQ3 input level low
				01: Interrupt request generated at falling edge of IRQ3 input
				10: Interrupt request generated at rising edge of IRQ3 input
				11: Interrupt request generated at both falling and rising edges of IRQ3 input

Bit	Bit Name	Initial Value	R/W	Description
5	IRQ2SCB	0	R/W	IRQ2 Sense Control B
4	IRQ2SCA	0	R/W	IRQ2 Sense Control A
				00: Interrupt request generated at IRQ2 input level low
				01: Interrupt request generated at falling edge of IRQ2 input
				10: Interrupt request generated at rising edge of IRQ2 input
				11: Interrupt request generated at both falling and rising edges of IRQ2 input
3	IRQ1SCB	0	R/W	IRQ1 Sense Control B
2	IRQ1SCA	0	R/W	IRQ1 Sense Control A
				00: Interrupt request generated at IRQ1 input level low
				01: Interrupt request generated at falling edge of IRQ1 input
				10: Interrupt request generated at rising edge of IRQ1 input
				 Interrupt request generated at both falling and rising edges of IRQ1 input
1	IRQ0SCB	0	R/W	IRQ0 Sense Control B
0	IRQ0SCA	0	R/W	IRQ0 Sense Control A
				00: Interrupt request generated at IRQ0 input level low
				01: Interrupt request generated at falling edge of IRQ0 input
				10: Interrupt request generated at rising edge of IRQ0 input
				11: Interrupt request generated at both falling and rising edges of IRQ0 input



5.3.4 IRQ Status Register (ISR)

ISR indicates the status of IRQ0 to IRQ5 interrupt requests.

D:4	Dit Nome	Initial Value	D/M	Description
Bit	Bit Name	Value	R/W	Description
7, 6		All 0	R/W	Reserved
				The write value should always be 0.
5	IRQ5F	0	R/W	[Setting condition]
4	IRQ4F	0	R/W	When the interrupt source selected by the ISCR
3	IRQ3F	0	R/W	registers occurs
2	IRQ2F	0	R/W	[Clearing conditions]
1	IRQ1F	0	R/W	 Cleared by reading IRQnF flag when IRQnF =
0	IRQ0F	0	R/W	1, then writing 0 to IRQnF flag
				 When interrupt exception handling is executed when low-level detection is set and IRQn input is high
				 When IRQn interrupt exception handling is
				executed when falling, rising, or both-edge
				detection is set
				(n = 5 to 0)

5.4 Interrupt

5.4.1 External Interrupts

There are seven external interrupts: NMI and IRQ0 to IRQ5. These interrupts can be used to restore this LSI from software standby mode.


NMI Interrupt: NMI is the highest-priority interrupt, and is always accepted by the CPU regardless of the interrupt control mode or the status of the CPU interrupt mask bits. The NMIEG bit in SYSCR can be used to select whether an interrupt is requested at a rising edge or a falling edge on the NMI pin.

IRQ0 to IRQ5 Interrupts: Interrupts IRQ0 to IRQ5 are requested by an input signal at pins $\overline{\text{IRQ0}}$ to $\overline{\text{IRQ5}}$. Interrupts IRQ0 to IRQ5 have the following features:

- Using ISCR, it is possible to select whether an interrupt is generated by a low level, falling edge, rising edge, or both edges, at pins IRQ0 to IRQ5.
- Enabling or disabling of interrupt requests IRQ0 to IRQ5 can be selected with IER.
- The interrupt priority level can be set with IPR. Rev. 2.00, 05/04, page 68 of 442

• The status of interrupt requests IRQ0 to IRQ5 is indicated in ISR. ISR flags can be cleared to 0 by software.

The detection of IRQ0 to IRQ5 interrupts does not depend on whether the relevant pin has been set for input or output. However, when a pin is used as an external interrupt input pin, do not clear the corresponding DDR to 0; and use the pin as an I/O pin for another function.



A block diagram of interrupts IRQ0 to IRQ5 is shown in figure 5.2.

Figure 5.2 Block Diagram of Interrupts IRQ0 to IRQ5

5.4.2 Internal Interrupts

The sources for internal interrupts from on-chip peripheral modules have the following features:

- For each on-chip peripheral module there are flags that indicate the interrupt request status, and enable bits that select enabling or disabling of these interrupts. If both of these are set to 1 for a particular interrupt source, an interrupt request is issued to the interrupt controller.
- The interrupt priority level can be set by means of IPR.

5.5 Interrupt Exception Handling Vector Table

Table 5.2 shows interrupt exception handling sources, vector addresses, and interrupt priorities.

For default priorities, the lower the vector number, the higher the priority. Priorities among modules can be set by means of the IPR. Modules set at the same priority will conform to their default priorities. Priorities within a module are fixed.



			Vector Address*		
Interrupt Source	Origin of Interrupt Source	Vector Number	Advanced Mode	IPR	Priority
External pin	NMI	7	H'001C		High
	IRQ0	16	H'0040	IPRA6 to IPRA4	▲
	IRQ1	17	H'0044	IPRA2 to IPRA0	_
	IRQ2	18	H'0048	IPRB6 to IPRB4	_
	IRQ3	19	H'004C		
	IRQ4	20	H'0050	IPRB2 to IPRB0	_
	IRQ5	21	H'0054		
_	Reserved for system use	22	H'0058		_
	Reserved for system use	23	H'005C		—
Watchdog timer 0	WOVI0	25	H'0064	IPRD6 to IPRD4	
A/D	ADI	28	H'0070	IPRE2 to IPRE0	
Watchdog timer 1	WOVI1	29	H'0074	IPRE2 to IPRE0	_
TPU	TGI0A	32	H'0080	IPRF6 to IPRF4	
channel 0	TGI0B	33	H'0084		
	TGI0C	34	H'0088		
	TGI0D	35	H'008C		
	TCI0V	36	H'0090		
TPU	TGI1A	40	H'00A0	IPRF2 to IPRF0	_
channel 1	TGI1B	41	H'00A4		
	TCI1V	42	H'00A8		
	TCI1U	43	H'00AC		
TPU	TGI2A	44	H'00B0	IPRG6 to IPRG4	_
channel 2	TGI2B	45	H'00B4		
	TCI2V	46	H'00B8		
	TCI2U	47	H'00BC		Low

RENESAS

Table 5.2 Interrupt Sources, Vector Addresses, and Interrupt Priorities

			Vector Address*		
Interrupt Source	Origin of Interrupt Source	Vector Number	Advanced Mode	IPR	Priority
TPU	TGI3A	48	H'00C0	IPRG2 to IPRG0	High
channel 3	TGI3B	49	H'00C4		
	TGI3C	50	H'00C8		
	TGI3D	51	H'00CC		
	TCI3V	52	H'00D0		
TPU	TGI4A	56	H'00E0	IPRH6 to IPRH4	_
channel 4	TGI4B	57	H'00E4		
	TCI4V	58	H'00E8		
	TCI4U	59	H'00EC		
TPU	TGI5A	60	H'00F0	IPRH2 to IPRH0	_
channel 5	TGI5B	61	H'00F4		
	TCI5V	62	H'00F8		
	TCI5U	63	H'00FC		
SCI	ERI0	80	H'0140	IPRJ2 to IPRJ0	_
channel 0	RXI0	81	H'0144		
	TXI0	82	H'0148		
	TEI0	83	H'014C		
SCI	ERI1	84	H'0150	IPRK6 to IPRK4	_
channel 1	RXI1	85	H'0154		
	TXI1	86	H'0158		
	TEI1	87	H'015C		
SCI	ERI2	88	H'0160	IPRK2 to IPRK0	_
channel 2	RXI2	89	H'0164		
	TXI2	90	H'0168		
	TEI2	91	H'016C		
HCAN	ERS0, OVR0	104	H'01A0	IPRM6 to IPRM4	—
	RM0	105	H'01A4		
	RM1	106	H'01A8		
	SLE0	107	H'01AC		
_	Reserved for system use	111	H'01BC	IPRM2 to IPRM0	Low

RENESAS

Note: * Lower 16 bits of the start address.

5.6 Interrupt Control Modes and Interrupt Operation

The interrupt controller has two modes: interrupt control mode 0 and interrupt control mode 2. Interrupt operations differ depending on the interrupt control mode. The interrupt control mode is selected by SYSCR. Table 5.3 shows the differences between interrupt control mode 0 and interrupt control mode 2.

Interrupt Control Mode	Priority Setting Registers	Interrupt Mask Bits	Description
0	Default	I	The priorities of interrupt sources are fixed at the default settings.
			Interrupt sources, except for NMI, are masked by the I bit.
2	IPR	12 to 10	8 priority levels other than NMI can be set with IPR.
			8-level interrupt mask control is performed by bits I2 to I0.

Table 5.3 Interrupt Control Modes

5.6.1 Interrupt Control Mode 0

In interrupt control mode 0, interrupt requests other than for NMI are masked by the I bit of the CCR in the CPU. Figure 5.3 shows a flowchart of the interrupt acceptance operation in this case.

- 1. If an interrupt source occurs when the corresponding interrupt enable bit is set to 1, an interrupt request is sent to the interrupt controller.
- 2. If the I bit is set to 1, only an NMI interrupt is accepted, and other interrupt requests are held pending. If the I bit is cleared, an interrupt request is accepted.
- 3. Interrupt requests are sent to the interrupt controller, the highest-ranked interrupt according to the priority system is accepted, and other interrupt requests are held pending.
- 4. When the CPU accepts an interrupt request, it starts interrupt exception handling after execution of the current instruction has been completed.
- 5. The PC and CCR are saved to the stack area by interrupt exception handling. The PC saved on the stack shows the address of the first instruction to be executed after returning from the interrupt handling routine.
- 6. Next, the I bit in CCR is set to 1. This masks all interrupts except NMI.
- 7. The CPU generates a vector address for the accepted interrupt and starts execution of the interrupt handling routine at the address indicated by the contents of the vector address in the vector table.

Rev. 2.00, 05/04, page 72 of 442




Figure 5.3 Flowchart of Procedure up to Interrupt Acceptance in Interrupt Control Mode 0

Rev. 2.00, 05/04, page 73 of 442


5.6.2 Interrupt Control Mode 2

In interrupt control mode 2, mask control is applied to eight levels for interrupt requests other than NMI by comparing the EXR interrupt mask level (I2 to I0 bits) in the CPU and the IPR setting. Figure 5.4 shows a flowchart of the interrupt acceptance operation in this case.

- 1. If an interrupt source occurs when the corresponding interrupt enable bit is set to 1, an interrupt request is sent to the interrupt controller.
- 2. When interrupt requests are sent to the interrupt controller, the interrupt with the highest priority according to the interrupt priority levels set in IPR is selected, and lower-priority interrupt requests are held pending. If a number of interrupt requests with the same priority are generated at the same time, the interrupt request with the highest priority according to the priority system shown in table 5.2 is selected.
- 3. Next, the priority of the selected interrupt request is compared with the interrupt mask level set in EXR. An interrupt request with a priority no higher than the mask level set at that time is held pending, and only an interrupt request with a priority higher than the interrupt mask level is accepted.
- 4. When the CPU accepts an interrupt request, it starts interrupt exception handling after execution of the current instruction has been completed.
- 5. The PC, CCR, and EXR are saved to the stack area by interrupt exception handling. The PC saved on the stack shows the address of the first instruction to be executed after returning from the interrupt handling routine.
- 6. The T bit in EXR is cleared to 0. The interrupt mask level is rewritten with the priority level of the accepted interrupt.

If the accepted interrupt is NMI, the interrupt mask level is set to H'7.

7. The CPU generates a vector address for the accepted interrupt and starts execution of the interrupt handling routine at the address indicated by the contents of the vector address in the vector table.








Figure 5.4 Flowchart of Procedure Up to Interrupt Acceptance in Control Mode 2

5.6.3 Interrupt Exception Handling Sequence

Figure 5.5 shows the interrupt exception handling sequence. The example shown is for the case where interrupt control mode 0 is set in advanced mode, and the program area and stack area are in on-chip memory.






Figure 5.5 Interrupt Exception Handling



5.6.4 Interrupt Response Times

Table 5.4 shows interrupt response times - the interval between generation of an interrupt request and execution of the first instruction in the interrupt handling routine. The execution status symbols used in table 5.4 are explained in table 5.5.

This LSI is capable of fast word transfer to on-chip memory, has the program area in on-chip ROM and the stack area in on-chip RAM, enabling high-speed processing.

Table 5.4	Interrupt Response Times
-----------	--------------------------

		Normal Mode ^{*5}		Advanced Mode	
No.	Execution Status	Interrupt control mode 0	Interrupt control mode 2	Interrupt control mode 0	Interrupt control mode 2
1	Interrupt priority determination*1	3	3	3	3
2	Number of wait states until executing instruction ends* ²	1 to 19 +2·S _I	1 to 19+2·S _I	1 to 19+2⋅S _l	1 to 19+2·S _I
3	PC, CCR, EXR stack save	2⋅S _K	3⋅S _K	2·Sĸ	3-S _K
4	Vector fetch	Sı	Sı	2·SI	2·SI
5	Instruction fetch* ³	2⋅SI	2⋅Sı	2·SI	2·SI
6	Internal processing*4	2	2	2	2
Total	(using on-chip memory)	11 to 31	12 to 32	12 to 32	13 to 33

Notes: 1. Two states in case of internal interrupt.

2. Refers to MULXS and DIVXS instructions.

3. Prefetch after interrupt acceptance and interrupt handling routine prefetch.

4. Internal processing after interrupt acceptance and internal processing after vector fetch.

5. Not available in this LSI.



		Object of Access				
			External Device *			
			8	Bit Bus	16	Bit Bus
Symbol		Internal Memory	2-State Access	3-State Access	2-State Access	3-State Access
Instruction fetch	SI	1	4	6+2m	2	3+m
Branch address read	SJ					
Stack manipulation	Sĸ					

Table 5.5 Number of States in Interrupt Handling Routine Execution Status

Note: * Cannot be used in this LSI.

5.7 Usage Notes

m:

5.7.1 Contention between Interrupt Generation and Disabling

Number of wait states in an external device access.

When an interrupt enable bit is cleared to 0 to disable interrupts, the disabling becomes effective after execution of the instruction.

When an interrupt enable bit is cleared to 0 by an instruction such as BCLR or MOV, and if an interrupt is generated during execution of the instruction, the interrupt concerned will still be enabled on completion of the instruction, and so interrupt exception handling for that interrupt will be executed on completion of the instruction. However, if there is an interrupt request of higher priority than that interrupt, interrupt exception handling will be executed for the higher-priority interrupt, and the lower-priority interrupt will be ignored.

The same also applies when an interrupt source flag is cleared to 0.

Figure 5.6 shows an example in which the TGIEA bit in the TPU's TIER_0 register is cleared to 0.

The above contention will not occur if an enable bit or interrupt source flag is cleared to 0 while the interrupt is masked.

Rev. 2.00, 05/04, page 78 of 442






Figure 5.6 Contention between Interrupt Generation and Disabling

5.7.2 Instructions that Disable Interrupts

The instructions that disable interrupts are LDC, ANDC, ORC, and XORC. After any of these instructions are executed, all interrupts including NMI are disabled and the next instruction is always executed. When the I bit is set by one of these instructions, the new value becomes valid two states after execution of the instruction ends.

5.7.3 When Interrupts are Disabled

There are times when interrupt acceptance is disabled by the interrupt controller.

The interrupt controller disables interrupt acceptance for a 3-state period after the CPU has updated the mask level with an LDC, ANDC, ORC, or XORC instruction.



5.7.4 Interrupts during Execution of EEPMOV Instruction

Interrupt operation differs between the EEPMOV.B instruction and the EEPMOV.W instruction.

With the EEPMOV.B instruction, an interrupt request (including NMI) issued during the transfer is not accepted until the move is completed.

With the EEPMOV.W instruction, if an interrupt request is issued during the transfer, interrupt exception handling starts at a break in the transfer cycle. The PC value saved on the stack in this case is the address of the next instruction.

Therefore, if an interrupt is generated during execution of an EEPMOV.W instruction, the following coding should be used.

L1: EEPMOV.W MOV.W R4,R4 BNE L1

5.7.5 IRQ Interrupt

While clock is operating, IRQ is accepted in synchronization with a clock input. In software standby mode, IRQ is accepted asynchronously. For details on input conditions, see 18.3.2, Control Signal Timing.



Section 6 Bus Controller

The H8S/2600 CPU is driven by a system clock, denoted by the symbol ϕ .

The bus controller controls a memory cycle and a bus cycle. Different methods are used to access on-chip memory and on-chip peripheral modules.

6.1 Basic Timing

The period from one rising edge of ϕ to the next is referred to as a "state." The memory cycle or bus cycle consists of one, two, three, or four states. Different methods are used to access on-chip memory, on-chip support modules, and the external address space.

6.1.1 On-Chip Memory Access Timing (ROM, RAM)

On-chip memory is accessed in one state. The data bus is 16 bits wide, permitting both byte and word transfer instruction. Figure 6.1 shows the on-chip memory access cycle.




Figure 6.1 On-Chip Memory Access Cycle

RENESAS

6.1.2 On-Chip Peripheral Module Access Timing

The on-chip peripheral modules, except for HCAN are accessed in two states. The data bus is either 8 bits or 16 bits wide, depending on the particular internal I/O register being accessed. For details, refer to section 17, List of Registers. Figure 6.2 shows access timing for the on-chip peripheral modules.




Figure 6.2 On-Chip Support Module Access Cycle



6.1.3 On-Chip HCAN Module Access Timing

On-chip HCAN module access is performed in four states. The data bus width is 16 bits. Wait states can be inserted by means of a wait request from the HCAN. On-chip HCAN module access timing is shown in figure 6.3.




Figure 6.3 On-Chip HCAN Module Access Cycle (Wait States Inserted)



Rev. 2.00, 05/04, page 84 of 442



Section 7 I/O Ports

Table 7.1 summarizes the port functions. The pins of each port also have other functions such as input/output or interrupt input pins of on-chip peripheral modules.

Each I/O port includes a data direction register (DDR) that controls input/output, a data register (DR) that stores output data, and a port register (PORT) used to read the pin states. The input-only ports do not have a DR or DDR register.

Ports A to D have a built-in input pull-up MOS function and an input pull-up MOS control register (PCR) to control the on/off state of the input pull-up MOS.

Ports A to C include an open-drain control register (ODR) that controls the on/off state of the output buffer PMOS.

All the I/O ports can drive a single TTL load and a 30 pF capacitive load.



Table 7.1Port Functions

Port	Description	Port and Other Functions Name	Input/Output and Output Type
Port 1	General I/O port also	P17/TIOCB2/TCLKD	
	functioning as TPU I/O pins and interrupt input	P16/TIOCA2/IRQ1	
	pins and interrupt input	P15/TIOCB1/TCLKC	
		P14/TIOCA1/IRQ0	
		P13/TIOCD0/TCLKB	
		P12/TIOCC0/TCLKA	
		P11/TIOCB0	
		P10/TIOCA0	
Port 4	General input port also	P47/AN7	
	functioning as A/D converter analog inputs	P46/AN6	
		P45/AN5	
		P44/AN4	
		P43/AN3	
		P42/AN2	
		P41/AN1	
		P40/AN0	
Port 9	General input port also	P97/AN15	
	functioning as A/D converter analog inputs	P96/AN14	
	converter analog inputs	P95/AN13	
		P94/AN12	
		P93/AN11	
		P92/AN10	
		P91/AN9	
		P90/AN8	
Port A	General I/O port also	PA3/SCK2	Built-in input pull-up MOS
	functioning as SCI_2 I/O pins	PA2/RxD2	Push-pull or open-drain
	Guid	PA1/TxD2	output selectable
		PA0	

RENESAS

Port	Description	Port and Other Functions Name	Input/Output and Output Type
Port B	General I/O port also	PB7/TIOCB5	Built-in input pull-up MOS
	functioning as TPU_5, TPU_4, and TPU_3 I/O pins	PB6/TIOCA5	Push-pull or open-drain
		PB5/TIOCB4	output selectable
		PB4/TIOCA4	
		PB3/TIOCD3	
		PB2/TIOCC3	
		PB1/TIOCB3	
		PB0/TIOCA3	
Port C	General I/O port also	PC7	Built-in input pull-up MOS
	functioning as SCI_1 and SCI_0 I/O pins, and	PC6	Push-pull or open-drain
	interrupt input pins	PC5/SCK1/IRQ5	output selectable
	· · · ·	PC4/RxD1	
		PC3/TxD1	
		PC2/SCK0/IRQ4	
		PC1/RxD0	
		PC0/TxD0	
Port D	General I/O port	PD7	Built-in input pull-up MOS
		PD6	
		PD5	
		PD4	
Port F	General I/O port also	PF7/φ	
	functioning as interrupt input pins, an A/D	PF6	
	converter start trigger	PF5	
	input pin, and a system	PF4	
	clock output pin (ø)	PF3/ADTRG/IRQ3	
		PF2	
		PF1	
		PF0/IRQ2	



7.1 Port 1

Port 1 is an 8-bit I/O port that also has other functions. Port 1 has the following registers.

- Port 1 data direction register (P1DDR)
- Port 1 data register (P1DR)
- Port 1 register (PORT1)

7.1.1 Port 1 Data Direction Register (P1DDR)

P1DDR specifies the input or output for the pins of port 1. P1DDR cannot be read; if it is, an undefined value will be read.

Bit	Bit Name	Initial Value	R/W	Description
7	P17DDR	0	W	When a pin is specified as a general purpose I/O port,
6	P16DDR	0	W	setting this bit to 1 makes the corresponding port 1 pir an output pin. Clearing this bit to 0 makes the pin an input pin.
5	P15DDR	0	W	
4	P14DDR	0	W	
3	P13DDR	0	W	
2	P12DDR	0	W	
1	P11DDR	0	W	
0	P10DDR	0	W	

7.1.2 Port 1 Data Register (P1DR)

P1DR stores output data for port 1 pins.

		Initial			
Bit	Bit Name	Value	R/W	Description	
7	P17DR	0	R/W	Output data for a pin is stored when the pin is specified	
6	P16DR	0	R/W	as a general purpose output port.	
5	P15DR	0	R/W		
4	P14DR	0	R/W		
3	P13DR	0	R/W		
2	P12DR	0	R/W		
1	P11DR	0	R/W		
0	P10DR	0	R/W		



7.1.3 Port 1 Register (PORT1)

Bit	Bit Name	Initial Value	R/W	Description
7	P17	Undefined*	R	If a port 1 read is performed while P1DDR bits are
6	P16	Undefined*	R	set to 1, the P1DR values are read. If a port 1 real performed while P1DDR bits are cleared to 0, the
5	P15	Undefined*	R	states are read.
4	P14	Undefined*	R	
3	P13	Undefined*	R	
2	P12	Undefined*	R	
1	P11	Undefined*	R	
0	P10	Undefined*	R	

PORT1 shows the pin states of the port 1. PORT1 cannot be modified.

Note: * Determined by the states of pins P17 to P10.

7.1.4 **Pin Functions**

Port 1 pins also function as TPU I/O pins and interrupt input pins. The correspondence between the register specification and the pin functions is shown below.

• P17/TIOCB2/TCLKD

TPU Channel 2 Setting*	Output	Input or In	itial Value
P17DDR	—	0	1
Pin function	TIOCB2 output	P17 input	P17 output
		TIOCB2 input	
		TCLKD input	

Note: * For details on the TPU channel specification, refer to section 8, 16-Bit Timer Pulse Unit (TPU).

• P16/TIOCA2/IRQ1

TPU Channel 2 Setting*	Output	Input or Ir	itial Value
P16DDR	—	0	1
Pin function	TIOCA2 output	P16 input	P16 output
		TIOCA2 input	
		IRQ1 input	

Note: * For details on the TPU channel specification, refer to section 8, 16-Bit Timer Pulse Unit (TPU).

• P15/TIOCB1/TCLKC

TPU Channel 1 Setting*	Output	Input or Ir	itial Value
P15DDR	—	0	1
Pin function	TIOCB1 output	P15 input	P15 output
		TIOCB1 input	
		TCLKC input	

Note: * For details on the TPU channel specification, refer to section 8, 16-Bit Timer Pulse Unit (TPU).

• P14/TIOCA1/IRQ0

TPU Channel 1 Setting*	Output	Input or Ir	iitial Value
P14DDR	—	0	1
Pin function	TIOCA1 output	P14 input	P14 output
		TIOCA1 input	
		IRQ0 input	

Note: * For details on the TPU channel specification, refer to section 8, 16-Bit Timer Pulse Unit (TPU).



• P13/TIOCD0/TCLKB

TPU Channel 0 Setting*	Output	Input or In	itial Value
P13DDR	_	0	1
Pin function	TIOCD0 output	P13 input	P13 output
		TIOCD0 input	
		TCLKB input	

Note: * For details on the TPU channel specification, refer to section 8, 16-Bit Timer Pulse Unit (TPU).

• P12/TIOCC0/TCLKA

TPU Channel 0 Setting*	Output	Input or In	itial Value
P12DDR	—	0	1
Pin function	TIOCC0 output	P12 input	P12 output
		TIOCC0 input	
		TCLKA input	

Note: * For details on the TPU channel specification, refer to section 8, 16-Bit Timer Pulse Unit (TPU).

• P11/TIOCB0

TPU Channel 0 Setting*	Output	Input or In	itial Value
P11DDR	_	0	1
Pin function	TIOCB0 output	P11 input	P11 output
		TIOCB0 input	

Note: * For details on the TPU channel specification, refer to section 8, 16-Bit Timer Pulse Unit (TPU).

• P10/TIOCA0

TPU Channel 0 Setting*	Output	Input or In	itial Value
P10DDR	—	0	1
Pin function	TIOCA0 output	P10 input	P10 output
		TIOCA0 input	

Note: * For details on the TPU channel specification, refer to section 8, 16-Bit Timer Pulse Unit (TPU).

RENESAS

7.2 Port 4

Port 4 is an 8-bit input-only port. Port 4 pins also function as A/D converter analog input pins. Port 4 has the following register.

• Port 4 register (PORT4)

7.2.1 Port 4 Register (PORT4)

PORT4 shows port 4 pin states. PORT4 cannot be modified.

BitNameInitial ValueR/WDescription7P47Undefined*RThe pin states are always read when a port 4 read is performed.6P46Undefined*R5P45Undefined*R4P44Undefined*R3P43Undefined*R2P42Undefined*R1P41Undefined*R		Bit			
6P46Undefined*R5P45Undefined*R4P44Undefined*R3P43Undefined*R2P42Undefined*R	Bit	Name	Initial Value	R/W	Description
5P45Undefined*R4P44Undefined*R3P43Undefined*R2P42Undefined*R	7	P47	Undefined*	R	The pin states are always read when a port 4 read is
4P44Undefined*R3P43Undefined*R2P42Undefined*R	6	P46	Undefined*	R	performed.
3 P43 Undefined* R 2 P42 Undefined* R	5	P45	Undefined*	R	
2 P42 Undefined* R	4	P44	Undefined*	R	
	3	P43	Undefined*	R	
1 P41 Undefined* R	2	P42	Undefined*	R	
	1	P41	Undefined*	R	
0 P40 Undefined* R	0	P40	Undefined*	R	

Note: * Determined by the states of pins P47 to P40.

7.3 Port 9

Port 9 is an 8-bit input-only port. Port 9 pins also function as A/D converter analog input pins. Port 9 has the following register.

• Port 9 register (PORT9)

7.3.1 Port 9 Register (PORT9)

PORT9 shows port 9 pin states. PORT9 cannot be modified.

Rev. 2.00, 05/04, page 92 of 442



	Bit			
Bit	Name	Initial Value	R/W	Description
7	P97	Undefined*	R	The pin states are always read when a port 9 read is
6	P96	Undefined*	R	performed.
5	P95	Undefined*	R	
4	P94	Undefined*	R	
3	P93	Undefined*	R	
2	P92	Undefined*	R	
1	P91	Undefined*	R	
0	P90	Undefined*	R	

Note: * Determined by the states of pins P97 to P90.

7.4 Port A

Port A is a 4-bit I/O port that also has other functions. Port A has the following registers.

- Port A data direction register (PADDR)
- Port A data register (PADR)
- Port A register (PORTA)
- Port A pull-up MOS control register (PAPCR)
- Port A open-drain control register (PAODR)

7.4.1 Port A Data Direction Register (PADDR)

PADDR specifies whether the pins of port A are used for input or output. PADDR cannot be read; if it is, an undefined value will be read.

Bit	Bit Name	Initial Value	R/W	Description
7 to 4	_	Undefined	—	Reserved
3	PA3DDR	0	W	When a pin is specified as a general purpose I/O
2	PA2DDR	0	W	port, setting this bit to 1 makes the corresponding
1	PA1DDR	0	W	port A pin an output pin. Clearing this bit to 0 makes the pin an input pin.
0	PA0DDR	0	W	



7.4.2 Port A Data Register (PADR)

Bit	Bit Name	Initial Value	R/W	Description
7 to	—	Undefined		Reserved
4				The read value is undefined.
3	PA3DR	0	R/W	Output data for a pin is stored when the pin is
2	PA2DR	0	R/W	specified as a general purpose output port.
1	PA1DR	0	R/W	
0	PA0DR	0	R/W	

PADR stores output data for port A pins.

7.4.3 Port A Register (PORTA)

PORTA shows port A pin states. PORTA cannot be modified.

Bit	Bit Name	Initial Value	R/W	Description
7 to	_	Undefined	_	Reserved
4				The read value is undefined.
3	PA3	Undefined*	R	If a port A read is performed while PADDR bits are
2	PA2	Undefined*	R	set to 1, the PADR values are read. If a port A read is performed while PADDR bits are cleared to 0, the pin
1	PA1	Undefined*	R	states are read.
0	PA0	Undefined*	R	

Note: * Determined by the states of pins PA3 to PA0.



7.4.4 Port A Pull-Up MOS Control Register (PAPCR)

Bit	Bit Name	Initial Value	R/W	Description
7 to	_	Undefined		Reserved
4				The read value is undefined.
3	PA3PCR	0	R/W	When a pin is specified as an input port, setting the
2	PA2PCR	0	R/W	corresponding bit to 1 turns on the input pull-up MOS for that pin.
1	PA1PCR	0	R/W	ior that pin.
0	PA0PCR	0	R/W	

PAPCR controls the on/off state of the input pull-up MOS of port A.

7.4.5 Port A Open-Drain Control Register (PAODR)

PAODR specifies the output type of port A.

Bit	Bit Name	Initial Value	R/W	Description
7 to	_	Undefined	_	Reserved
4				The read value is undefined.
3	PA3ODR	0	R/W	When a pin is specified as an output port, setting the
2	PA2ODR	0	R/W	corresponding bit to 1 specifies pin output to open- drain and the PMOS to the off state. Clearing this bit
1	PA10DR	0	R/W	to 0 specifies that to push-pull output.
0	PA0ODR	0	R/W	



7.4.6 Pin Functions

Port A pins also function as SCI_2 I/O pins. The correspondence between the register specification and the pin functions is shown below.

• PA3/SCK2

CKE1		1			
C/A		0		1	—
CKE0	()	1	_	—
PA3DDR	0	1			—
Pin function	PA3 input	PA3 output	SCK2 output	SCK2 output	SCK2 input

• PA2/RxD2

RE	C	1	
PA2DDR	0	—	
Pin function	PA2 input	PA2 output	RxD2 input

• PA1/TxD2

TE	C	1	
PA1DDR	0	—	
Pin function	PA1 input	PA1 output	TxD2 output

• PA0

PA0DDR	0	1
Pin function	PA0 input	PA0 output

7.5 Port B

Port B is an 8-bit I/O port that also has other functions. Port B has the following registers.

- Port B data direction register (PBDDR)
- Port B data register (PBDR)
- Port B register (PORTB)
- Port B pull-up MOS control register (PBPCR)
- Port B open-drain control register (PBODR)



7.5.1 Port B Data Direction Register (PBDDR)

PBDDR specifies whether the pins of port B are used for input or output. PBDDR cannot be read; if it is, an undefined value will be read.

Bit	Bit Name	Initial Value	R/W	Description
7	PB7DDR	0	W	When a pin is specified as a general purpose I/O port,
6	PB6DDR	0	W	setting this bit to 1 makes the corresponding port 1
5	PB5DDR	0	W	pin an output pin. Clearing this bit to 0 makes the pin an input pin.
4	PB4DDR	0	W	
3	PB3DDR	0	W	
2	PB2DDR	0	W	
1	PB1DDR	0	W	
0	PB0DDR	0	W	

7.5.2 Port B Data Register (PBDR)

PBDR stores output data for the port B pins.

Bit	Bit Name	Initial Value	R/W	Description
7	PB7DR	0	R/W	Output data for a pin is stored when the pin is
6	PB6DR	0	R/W	specified as a general purpose output port.
5	PB5DR	0	R/W	
4	PB4DR	0	R/W	
3	PB3DR	0	R/W	
2	PB2DR	0	R/W	
1	PB1DR	0	R/W	
0	PB0DR	0	R/W	



7.5.3 Port B Register (PORTB)

Bit	Bit Name	Initial Value	R/W	Description
7	PB7	Undefined*	R	If a port B read is performed while PBDDR bits are set to 1, the PBDR values are read. If a port B read is
6 5	PB6 PB5	Undefined* Undefined*	R R	performed while PBDDR bits are cleared to 0, the pin states are read.
4	PB4	Undefined*	R	
3	PB3	Undefined*	R	
2	PB2	Undefined*	R	
1	PB1	Undefined*	R	
0	PB0	Undefined*	R	

PORTB shows port B pin states. PORTB cannot be modified.

Note: * Determined by the states of pins PB7 to PB0.

7.5.4 Port B Pull-Up MOS Control Register (PBPCR)

		Initial		
Bit	Bit Name	Value	R/W	Description
7	PB7PCR	0	R/W	When a pin is specified as an input port, setting the
6	PB6PCR	0	R/W	corresponding bit to 1 turns on the input pull-up MOS
5	PB5PCR	0	R/W	for that pin.
4	PB4PCR	0	R/W	
3	PB3PCR	0	R/W	
2	PB2PCR	0	R/W	
1	PB1PCR	0	R/W	
0	PB0PCR	0	R/W	

PBPCR controls the on/off state of the input pull-up MOS of port B.



7.5.5 Port B Open-Drain Control Register (PBODR)

		Initial		
Bit	Bit Name	Value	R/W	Description
7	PB70DR	0	R/W	When a pin function is specified as an output port,
6	PB6ODR	0	R/W	setting the corresponding bit to 1 specifies pin output
5	PB5ODR	0	R/W	as open-drain and the PMOS to the off state. Clearing this bit to 0 specifies push-pull output.
4	PB40DR	0	R/W	
3	PB3ODR	0	R/W	
2	PB2ODR	0	R/W	
1	PB10DR	0	R/W	
0	PB0ODR	0	R/W	

PBODR specifies the output type of port B.

7.5.6 Pin Functions

Port B pins also function as TPU I/O pins. The correspondence between the register specification and the pin functions is shown below.

• PB7/TIOCB5

TPU channel 5 setting*	Output	Input or Ir	itial Value
PB7DDR	—	0	1
Pin function	TIOCB5 output	PB7 input	PB7 output
		TIOCB	5 input

Note: * For details on the TPU channel specification, refer to section 8, 16-Bit Timer Pulse Unit (TPU).

• PB6/TIOCA5

TPU channel 5 setting*	Output	Input or Ir	itial Value
PB6DDR	_	0	1
Pin function	TIOCA5 output	PB6 input	PB6 output
		TIOCA5 input	

Note: * For details on the TPU channel specification, refer to section 8, 16-Bit Timer Pulse Unit (TPU).

RENESAS

• PB5/TIOCB4

TPU channel 4 setting*	Output	Input or In	itial Value
PB5DDR	—	0	1
Pin function	TIOCB4 output	PB5 input	PB5 output
		TIOCB4 input	

Note: * For details on the TPU channel specification, refer to section 8, 16-Bit Timer Pulse Unit (TPU).

• PB4/TIOCA4

TPU channel 4 setting*	Output	Input or In	itial Value
PB4DDR	—	0	1
Pin function	TIOCA4 output	PB4 input	PB4 output
		TIOCA	4 input

Note: * For details on the TPU channel specification, refer to section 8, 16-Bit Timer Pulse Unit (TPU).

• PB3/TIOCD3

TPU channel 3 setting*	Output	Input or In	itial Value
PB3DDR	_	0	1
Pin function	TIOCD3 output	PB3 input	PB3 output
		TIOCD	3 input

Note: * For details on the TPU channel specification, refer to section 8, 16-Bit Timer Pulse Unit (TPU).

PB2/TIOCC3

TPU channel 3 setting*	Output	Input or In	itial Value
PB2DDR	—	0	1
Pin function	TIOCC3 output	PB2 input	PB2 output
		TIOCC	3 input

Note: * For details on the TPU channel specification, refer to section 8, 16-Bit Timer Pulse Unit (TPU).

RENESAS

• PB1/TIOCB3

TPU channel 3 setting*	Output	Input or Ir	itial Value
PB1DDR	_	0	1
Pin function	TIOCB3 output	PB1 input	PB1 output
		TIOCB	3 input

Note: * For details on the TPU channel specification, refer to section 8, 16-Bit Timer Pulse Unit (TPU).

• PB0/TIOCA3

TPU channel 3 setting*	Output	Input or Ir	itial Value
PB0DDR	_	0	1
Pin function	TIOCA3 output	PB0 input	PB0 output
		TIOCA3 input	

Note: * For details on the TPU channel specification, refer to section 8, 16-Bit Timer Pulse Unit (TPU).

7.6 Port C

Port C is an 8-bit I/O port that also has other functions. Port C has the following registers.

- Port C data direction register (PCDDR)
- Port C data register (PCDR)
- Port C register (PORTC)
- Port C pull-up MOS control register (PCPCR)
- Port C open-drain control register (PCODR)

7.6.1 Port C Data Direction Register (PCDDR)

PCDDR specifies whether the pins of port C are used for input or output. PCDDR cannot be read; if it is, an undefined value will be read.



Bit	Bit Name	Initial Value	R/W	Description
7	PC7DDR	0	W	When a pin is specified as a general purpose I/O
6	PC6DDR	0	W	port, setting this bit to 1 makes the corresponding
5	PC5DDR	0	W	port 1 pin an output pin. Clearing this bit to 0 makes the pin an input pin.
4	PC4DDR	0	W	
3	PC3DDR	0	W	
2	PC2DDR	0	W	
1	PC1DDR	0	W	
0	PC0DDR	0	W	

7.6.2 Port C Data Register (PCDR)

PCDR stores output data for the port C pins.

Bit	Bit Name	Initial Value	R/W	Description
- Dit	Dit Name	value	1.7.44	Description
7	PC7DR	0	R/W	Output data for a pin is stored when the pin is
6	PC6DR	0	R/W	specified as a general purpose output port.
5	PC5DR	0	R/W	
4	PC4DR	0	R/W	
3	PC3DR	0	R/W	
2	PC2DR	0	R/W	
1	PC1DR	0	R/W	
0	PC0DR	0	R/W	



7.6.3 Port C Register (PORTC)

D:4	Dit Nome	Initial		Description
Bit	Bit Name	Value	R/W	Description
7	PC7	Undefined*	R	If a port C read is performed while PCDDR bits are
6	PC6	Undefined*	R	set to 1, the PCDR values are read. If a port C read is performed while PCDDR bits are cleared to 0, the
5	PC5	Undefined*	R	pin states are read.
4	PC4	Undefined*	R	
3	PC3	Undefined*	R	
2	PC2	Undefined*	R	
1	PC1	Undefined*	R	
0	PC0	Undefined*	R	

PORTC shows port C pin states. PORTC cannot be modified.

Note: * Determined by the states of pins PC7 to PC0.

7.6.4 Port C Pull-Up MOS Control Register (PCPCR)

		Initial		
Bit	Bit Name	Value	R/W	Description
7	PC7PCR	0	R/W	When a pin is specified as an input port, setting the
6	PC6PCR	0	R/W	corresponding bit to 1 turns on the input pull-up MOS for that pin.
5	PC5PCR	0	R/W	ior that pin.
4	PC4PCR	0	R/W	
3	PC3PCR	0	R/W	
2	PC2PCR	0	R/W	
1	PC1PCR	0	R/W	
0	PC0PCR	0	R/W	

RENESAS

PCPCR controls the on/off state of the input pull-up MOS of port C.

7.6.5 Port C Open-Drain Control Register (PCODR)

		Initial		
Bit	Bit Name	Value	R/W	Description
7	PC70DR	0	R/W	When a pin is specified as an output port, setting the
6	PC60DR	0	R/W	corresponding bit to 1 specifies pin output as open-
5	PC50DR	0	R/W	drain and the PMOS to the off state. Clearing this bit to 0 specifies push-pull output.
4	PC40DR	0	R/W	
3	PC30DR	0	R/W	
2	PC20DR	0	R/W	
1	PC10DR	0	R/W	
0	PC00DR	0	R/W	

PCODR specifies an output type of port C.

7.6.6 Pin Functions

Port C pins also function as SCI_1 and SCI_0 I/O and interrupt input. The correspondence between the register specification and the pin functions is shown below.

• PC7

PC7DDR	0	1
Pin function	PC7 input	PC7 output

• PC6

PC6DDR	0	1
Pin function	PC6 input	PC6 output

• PC5/SCK1/IRQ5

CKE1		1				
C/Ā		0 1				
CKE0	()	1	—	—	
PC5DDR	0 1		—	—	—	
Pin function	PC5 input	PC5 output	SCK1 output	SCK1 output	SCK1 input	
	IRQ5 input					



• PC4/RxD1

RE	(1	
PC4DDR	0	1	—
Pin function	PC4 input	PC4 output	RxD1 input

• PC3/TxD1

TE	(1	
PC3DDR	0	—	
Pin function	PC3 input	PC3 output	TxD1 output

• PC2/SCK0

CKE1		1			
C/A		0		1	
CKE0	()	1	—	
PC2DDR	0 1		—	—	—
Pin function	PC2 input PC2 output		SCK0 output	SCK0 output	SCK0 input
	IRQ4 input				

• PC1/RxD0

RE	(1	
PC1DDR	0	—	
Pin function	PC1 input	PC1 output	RxD0 input

• PC0/TxD0

TE	(1	
PC0DDR	0	—	
Pin function	PC0 input	PC0 output	TxD0 output

7.7 Port D

Port D is a 4-bit I/O port that also has other functions. Port D has the following registers.

- Port D data direction register (PDDDR)
- Port D data register (PDDR)
- Port D register (PORTD)
- Port D pull-up MOS control register (PDPCR)

7.7.1 Port D Data Direction Register (PDDDR)

PDDDR specifies whether the pins of port D are used for input or output. PDDDR cannot be read; if it is, an undefined value will be read.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	PD7DDR	0	W	When a pin is specified as a general purpose I/O
6	PD6DDR	0	W	port, setting this bit to 1 makes the corresponding port 1 pin an output pin. Clearing this bit to 0 makes
5	PD5DDR	0	W	the pin an input pin.
4	PD4DDR	0	W	
3 to	_	Undefined	_	Reserved
0				The write value should always be 0.



7.7.2 Port D Data Register (PDDR)

Bit	Bit Name	Initial Value	R/W	Description
7	PD7DR	0	R/W	Output data for a pin is stored when the pin is
6	PD6DR	0	R/W	specified as a general purpose output port.
5	PD5DR	0	R/W	
4	PD4DR	0	R/W	
3 to	_	Undefined	_	Reserved
0				The read value is undefined.

PDDR stores output data for the port D pins.

7.7.3 Port D Register (PORTD)

PORTD shows port D pin states. PORTD cannot be modified.

Bit	Bit Name	Initial Value	R/W	Description
7	PD7	Undefined*	R	If a port D read is performed while PDDDR bits are
6	PD6	Undefined*	R	set to 1, the PDDR values are read. If a port D read is performed while PDDDR bits are cleared to 0, the
5	PD5	Undefined*	R	pin states are read.
4	PD4	Undefined*	R	
3 to	_	Undefined	_	Reserved
0				The read value is undefined.

Note: * Determined by the states of pins PD7 to PD4.



7.7.4 Port D Pull-up MOS Control Register (PDPCR)

		Initial		
Bit	Bit Name	Value	R/W	Description
7	PD7PCR	0	R/W	When the pin is in its input state, the input pull-up
6	PD6PCR	0	R/W	MOS of the input pin is on when the corresponding
5	PD5PCR	0	R/W	bit is set to 1.
4	PD4PCR	0	R/W	
3 to	_	Undefined		Reserved
0				The write value should always be 0.

PDPCR controls on/off states of the input pull-up MOS of port D.

7.7.5 Pin Function

Port D is a 4-bit I/O port.

Table 7.2PDn Pin Function

PDnDDR	0	1
Pin function	PDn input	PDn output

Legend:

n = 7 to 4

7.8 Port F

Port F is an 8-bit I/O port that also has other functions. Port F has the following registers.

- Port F data direction register (PFDDR)
- Port F data register (PFDR)
- Port F register (PORTF)

7.8.1 Port F Data Direction Register (PFDDR)

PFDDR specifies whether the pins of port F are used for input or output. PFDDR cannot be read; if it is, an undefined value will be read.

Rev. 2.00, 05/04, page 108 of 442

RENESAS

Bit	Bit Name	Initial Value	R/W	Description
				Description
7	PF7DDR	0	W	When a pin is specified as a general purpose I/O port, setting this bit to 1 makes the PF7 pin a ϕ output pin. Clearing this bit to 0 makes the pin an input pin.
6	PF6DDR	0	W	When a pin is specified as a general purpose I/O
5	PF5DDR	0	W	port, setting this bit to 1 makes the corresponding port F pin an output pin. Clearing this bit to 0 makes
4	PF4DDR	0	W	the pin an input pin.
3	PF3DDR	0	W	
2	PF2DDR	0	W	
1	PF1DDR	0	W	
0	PF0DDR	0	W	

7.8.2 Port F Data Register (PFDR)

PFDR stores output data for the port F pins.

Bit	Bit Name	Initial Value	R/W	Description
7	_	0	R/W	Reserved
				The write value should always be 0.
6	PF6DR	0	R/W	Output data for a pin is stored when the pin is
5	PF5DR	0	R/W	specified as a general purpose output port.
4	PF4DR	0	R/W	
3	PF3DR	0	R/W	
2	PF2DR	0	R/W	
1	PF1DR	0	R/W	
0	PF0DR	0	R/W	



7.8.3 Port F Register (PORTF)

PORTF shows port F pin states. PORTF cannot be modified.

6PF6Undefined*Rset to 1, the PFDR values are read. If a port F real performed while PFDDR bits are cleared to 0, the states are read.5PF5Undefined*R4PF4Undefined*R3PF3Undefined*R2PF2Undefined*R	Bit	Bit Name	Initial Value	R/W	Description
oPF0Undefined*Rperformed while PFDDR bits are cleared to 0, the5PF5Undefined*R4PF4Undefined*R3PF3Undefined*R2PF2Undefined*R	7	PF7	Undefined*	R	If a port F read is performed while PFDDR bits are
5PF5Undefined*R4PF4Undefined*R3PF3Undefined*R2PF2Undefined*R	6	PF6	Undefined*	R	set to 1, the PFDR values are read. If a port F read is
3 PF3 Undefined* R 2 PF2 Undefined* R	5	PF5	Undefined*	R	· · ·
2 PF2 Undefined* R	4	PF4	Undefined*	R	
	3	PF3	Undefined*	R	
1 PE1 Undefined* R	2	PF2	Undefined*	R	
	1	PF1	Undefined*	R	
0 PF0 Undefined* R	0	PF0	Undefined*	R	

Note: * Determined by the states of pins PF7 to PF0.

7.8.4 **Pin Functions**

Port F pins also function as external interrupt input ($\overline{IRQ2}$ and $\overline{IRQ3}$), A/D trigger input (\overline{ADTRG}), and system clock output (ϕ).

The correspondence between the register specification and the pin functions is shown below.

• PF7/\$

PF7DDR	0	1
Pin function	PF7 input	φ output

• PF6

PF6DDR	0	1
Pin function	PF6 input	PF6 output

• PF5

PF5DDR	0	1
Pin function	PF5 input	PF5 output

• PF4

PF4DDR	0	1
Pin function	PF4 input	PF4 output



• PF3/ADTRG/IRQ3

PF3DDR	0	1
Pin function	PF3 input	PF3 output
	ADTRG input*1	
	IRQ3 input* ²	

Notes: 1. ADTRG input when TRGS0 = TRGS1 = 1.

2. When used as an external interrupt input pin, do not use as an I/O pin for another function.

• PF2

PF2DDR	0	1	
Pin function	PF2 input	PF2 output	

• PF1

PF1DDR	0	1
Pin function	PF1 input	PF1 output

• PF0/IRQ2

PF0DDR	0	1
Pin function	PF0 input	PF0 output
	IRQ2 input	



Rev. 2.00, 05/04, page 112 of 442



Section 8 16-Bit Timer Pulse Unit (TPU)

This LSI has an on-chip 16-bit timer pulse unit (TPU) comprised of six 16-bit timer channels.

The function list of the 16-bit timer unit and its block diagram are shown in table 8.1 and figure 8.1, respectively.

8.1 Features

- Maximum 16-pulse input/output
- Selection of 8 counter input clocks for each channel
- The following operations can be set for each channel:
 - Waveform output at compare match
 - Input capture function
 - Counter clear operation
 - Synchronous operation:

Multiple timer counters (TCNT) can be written to simultaneously

Simultaneous clearing by compare match and input capture is possible

Register simultaneous input/output is possible by synchronous counter operation

A maximum 15-phase PWM output is possible in combination with synchronous operation

- Buffer operation settable for channels 0 and 3
- Phase counting mode settable independently for each of channels 1, 2, 4, and 5
- Cascaded operation
- Fast access via internal 16-bit bus
- 26 interrupt sources
- Automatic transfer of register data
- A/D converter conversion start trigger can be generated
- Module stop mode can be set

Item		Channel 0	Channel 1	Channel 2	Channel 3	Channel 4	Channel 5
Count cloo	:k	 φ/1 φ/4 φ/64 TCLKA TCLKB TCLKC TCLKD 	 φ/1 φ/4 φ/16 φ/64 φ/256 TCLKA TCLKB 	 φ/1 φ/4 φ/16 φ/64 φ/1024 TCLKA TCLKB TCLKC 	 φ/1 φ/4 φ/16 φ/64 φ/256 φ/1024 φ/4096 TCLKA 	 φ/1 φ/4 φ/16 φ/64 φ/1024 TCLKA TCLKC 	 φ/1 φ/4 φ/16 φ/64 φ/256 TCLKA TCLKC TCLKD
General re	egisters	TGRA_0 TGRB_0	TGRA_1 TGRB_1	TGRA_2 TGRB_2	TGRA_3 TGRB_3	TGRA_4 TGRB_4	TGRA_5 TGRB_5
General re buffer regi		TGRC_0 TGRD_0	_	_	TGRC_3 TGRD_3	_	_
I/O pins		TIOCA0 TIOCB0 TIOCC0 TIOCD0	TIOCA1 TIOCB1	TIOCA2 TIOCB2	TIOCA3 TIOCB3 TIOCC3 TIOCD3	TIOCA4 TIOCB4	TIOCA5 TIOCB5
Counter cl function	ear	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture
Compare	0 output	0	0	0	0	0	0
match output	1 output	0	0	0	0	0	0
	Toggle output	0	0	0	0	0	0
Input capte function	ure	0	0	0	0	\bigcirc	0
Synchronous operation		0	0	0	0	0	0
PWM mod	PWM mode		0	0	0	0	0
Phase cou mode	Inting		0	0		0	0
Buffer ope	ration	0	_	_	0	_	

RENESAS

Table 8.1TPU Functions

ltem	Cha	annel 0	Ch	annel 1	Ch	annel 2	Ch	annel 3	Ch	nannel 4	Ch	annel 5
A/D converter trigger	com mat	RA_0 npare ch or ut capture	coi ma	RA_1 mpare atch or out capture	co ma	RA_2 mpare atch or out capture	co ma	GRA_3 mpare atch or out capture	co ma	GRA_4 mpare atch or out capture	co ma	GRA_5 mpare atch or out capture
Interrupt sources	•	Durces Compare match or input capture 0A Compare match or input capture 0B	4 s	cources Compare match or input capture 1A Compare match or input capture 1B Overflow Underflow	4 s •	Compare match or input capture 2A Compare match or input capture 2B	5 s	sources	4 s	sources Compare match or input capture 4A Compare match or input capture 4B Overflow Underflow	4 s •	sources Compare match or input capture 5A Compare match or input capture 5B Overflow Underflow
		capture 0D Overflow						capture 3D Overflow				
Logondu	•	CVEINUW					-	CVEINUW				

Legend:

⊖: Possible

-: Not possible






Figure 8.1 Block Diagram of TPU

8.2 Input/Output Pins

Table 8.2Pin Configuration

Channel Symbol I/O Function All TCLKA Input External clock A input pin (Channel 1 and 5 phase counting mode A phase input) TCLKB Input External clock B input pin (Channel 1 and 5 phase counting mode A phase input) TCLKC Input External clock C input pin (Channel 2 and 4 phase counting mode A phase input) TCLKD Input External clock D input pin (Channel 2 and 4 phase counting mode B phase input) 0 TIOCA0 I/O TGRA_0 input capture input/output compare output/PWM output pin TIOCB0 TIOCA0 I/O TGRB_0 input capture input/output compare output/PWM output pin TIOCC0 I/O TIOCA1 I/O TGRD_0 input capture input/output compare output/PWM output pin TIOCC0 I/O 1 TIOCA1 I/O TGRA_1 input capture input/output compare output/PWM output pin TIOCB1 2 TIOCA2 I/O TGRB_2 input capture input/output compare output/PWM output pin TIOCB3 3 TIOCA3 I/O TGRA_3 input capture input/output compare output/PWM output pin TIOCB3 3 TIOCA3 I/O TGRA_3 input capture input/output compare output/PWM output pin TIOCC3 3 TIOCA3 <td< th=""><th></th><th></th><th></th><th>-</th></td<>				-
(Channel 1 and 5 phase counting mode A phase input) TCLKB Input External clock B input pin (Channel 1 and 5 phase counting mode B phase input) TCLKC Input External clock C input pin (Channel 2 and 4 phase counting mode A phase input) TCLKD Input External clock D input pin (Channel 2 and 4 phase counting mode B phase input) 0 TIOCA0 I/O TGRA_0 input capture input/output compare output/PWM output pin TIOCB0 100C0 TORRA_0 input capture input/output compare output/PWM output pin TIOCC0 TGRC_0 input capture input/output compare output/PWM output pin TIOCC0 1 TIOCA1 I/O TGRA_1 input capture input/output compare output/PWM output pin TIOCB1 1 TIOCA1 I/O TGRA_1 input capture input/output compare output/PWM output pin TIOCB1 2 TIOCA2 I/O TGRA_2 input capture input/output compare output/PWM output pin TIOCB2 3 TIOCA3 I/O TGRA_2 input capture input/output compare output/PWM output pin TIOCB3 3 TIOCA3 I/O TGRA_3 input capture input/output compare output/PWM output pin TIOCC3 3 TIOCA3 I/O TGRA_3 input capture input/output compare output/PWM output pin TIOCC3 TGRC_3 input capture input/output compare o	Channel	,	1/0	Function
(Channel 1 and 5 phase counting mode B phase input) TCLKC Input External clock C input pin (Channel 2 and 4 phase counting mode A phase input) TCLKD Input External clock D input pin (Channel 2 and 4 phase counting mode B phase input) 0 TIOCA0 I/O TGRA_0 input capture input/output compare output/PWM output pin TIOCB0 TIOCA0 I/O TGRA_0 input capture input/output compare output/PWM output pin TIOCC0 TIOCC0 I/O TGRC_0 input capture input/output compare output/PWM output pin TIOCC0 TIOCA1 I/O TGRA_1 input capture input/output compare output/PWM output pin TIOCB1 1 TIOCA2 I/O TGRA_2 input capture input/output compare output/PWM output pin TIOCB2 2 TIOCA2 I/O TGRA_2 input capture input/output compare output/PWM output pin TIOCB2 3 TIOCA2 I/O TGRA_3 input capture input/output compare output/PWM output pin TIOCB3 3 TIOCA3 I/O TGRA_3 input capture input/output compare output/PWM output pin TIOCC3 4 TIOCA4 I/O TGRA_3 input capture input/output compare output/PWM output pin TIOCB3 5 TIOCA5 I/O TGRA_4 input capture input/output compare output/PWM ou	All	TCLKA	Input	
(Channel 2 and 4 phase counting mode A phase input)TCLKDInputExternal clock D input pin (Channel 2 and 4 phase counting mode B phase input)0TIOCA0I/OTGRA_0 input capture input/output compare output/PWM output pin TIOCB010CB0I/OTGRB_0 input capture input/output compare output/PWM output pin TIOCC010CC0I/OTGRD_0 input capture input/output compare output/PWM output pin TIOCD01TIOCA1I/O1TIOCA1I/O1TGRA_1 input capture input/output compare output/PWM output pin TIOCB12TIOCA2I/O1TGRA_2 input capture input/output compare output/PWM output pin TIOCB22TIOCA2I/O1TGRA_2 input capture input/output compare output/PWM output pin TIOCB23TIOCA3I/O3TIOCA3I/O4TIOCA3I/O4TIOCA4I/O5I/OTGRA_5 input capture input/output compare output/PWM output pin		TCLKB	Input	
(Channel 2 and 4 phase counting mode B phase input)0TIOCA0I/OTGRA_0 input capture input/output compare output/PWM output pinTIOCB0I/OTGRB_0 input capture input/output compare output/PWM output pinTIOCC0I/OTGRC_0 input capture input/output compare output/PWM output pinTIOCD0I/OTGRD_0 input capture input/output compare output/PWM output pin1TIOCA1I/OTGRA_1 input capture input/output compare output/PWM output pin1TIOCA1I/OTGRA_1 input capture input/output compare output/PWM output pin2TIOCA2I/OTGRA_2 input capture input/output compare output/PWM output pin3TIOCA2I/OTGRA_3 input capture input/output compare output/PWM output pin3TIOCA3I/OTGRA_3 input capture input/output compare output/PWM output pinTIOCC3I/OTGRA_3 input capture input/output compare output/PWM output pinTIOCA3I/OTGRB_3 input capture input/output compare output/PWM output pinTIOCA3I/OTGRC_3 input capture input/output compare output/PWM output pinTIOCA3I/OTGRC_3 input capture input/output compare output/PWM output pinTIOCA4I/OTGRA_4 input capture input/output compare output/PWM output pinTIOCB4I/OTGRA_4 input capture input/output compare output/PWM output pinTIOCA5I/OTGRA_5 input capture input/output compare output/PWM output pin		TCLKC	Input	
TIOCB0I/OTGRB_0 input capture input/output compare output/PWM output pinTIOCC0I/OTGRC_0 input capture input/output compare output/PWM output pinTIOCD0I/OTGRD_0 input capture input/output compare output/PWM output pin1TIOCA1I/OTGRA_1 input capture input/output compare output/PWM output pin1TIOCB1I/OTGRA_2 input capture input/output compare output/PWM output pin2TIOCA2I/OTGRA_2 input capture input/output compare output/PWM output pin3TIOCA3I/OTGRA_3 input capture input/output compare output/PWM output pin3TIOCA3I/OTGRA_3 input capture input/output compare output/PWM output pinTIOCC3I/OTGRA_3 input capture input/output compare output/PWM output pinTIOCC3I/OTGRA_3 input capture input/output compare output/PWM output pinTIOCC3I/OTGRA_3 input capture input/output compare output/PWM output pinTIOCC3I/OTGRC_3 input capture input/output compare output/PWM output pinTIOCC3I/OTGRD_3 input capture input/output compare output/PWM output pinTIOCA4I/OTGRA_4 input capture input/output compare output/PWM output pinTIOCB4I/OTGRB_4 input capture input/output compare output/PWM output pinTIOCA5I/OTGRA_5 input capture input/output compare output/PWM output pin		TCLKD	Input	
TIOCC0I/OTGRC_0 input capture input/output compare output/PWM output pinTIOCD0I/OTGRD_0 input capture input/output compare output/PWM output pin1TIOCA1I/OTGRA_1 input capture input/output compare output/PWM output pin1TIOCA1I/OTGRA_1 input capture input/output compare output/PWM output pin2TIOCA2I/OTGRA_2 input capture input/output compare output/PWM output pin3TIOCA2I/OTGRB_2 input capture input/output compare output/PWM output pin3TIOCA3I/OTGRA_3 input capture input/output compare output/PWM output pin10CB3I/OTGRA_3 input capture input/output compare output/PWM output pin10CB3I/OTGRB_3 input capture input/output compare output/PWM output pin10CB3I/OTGRB_3 input capture input/output compare output/PWM output pin10CC3I/OTGRD_3 input capture input/output compare output/PWM output pin10CD3I/OTGRD_3 input capture input/output compare output/PWM output pin4TIOCA4I/OTGRA_4 input capture input/output compare output/PWM output pin5TIOCA5I/OTGRB_4 input capture input/output compare output/PWM output pin	0	TIOCA0	I/O	TGRA_0 input capture input/output compare output/PWM output pin
TIOCD0I/OTGRD_0 input capture input/output compare output/PWM output pin1TIOCA1I/OTGRA_1 input capture input/output compare output/PWM output pin1TIOCB1I/OTGRB_1 input capture input/output compare output/PWM output pin2TIOCA2I/OTGRA_2 input capture input/output compare output/PWM output pin3TIOCB2I/OTGRB_2 input capture input/output compare output/PWM output pin3TIOCA3I/OTGRA_3 input capture input/output compare output/PWM output pinTIOCB3I/OTGRB_3 input capture input/output compare output/PWM output pinTIOCB3I/OTGRB_3 input capture input/output compare output/PWM output pinTIOCC3I/OTGRC_3 input capture input/output compare output/PWM output pinTIOCC3I/OTGRC_3 input capture input/output compare output/PWM output pinTIOCB4I/OTGRD_3 input capture input/output compare output/PWM output pin4TIOCA4I/OTGRA_4 input capture input/output compare output/PWM output pin5TIOCA5I/OTGRA_5 input capture input/output compare output/PWM output pin		TIOCB0	I/O	TGRB_0 input capture input/output compare output/PWM output pin
1 TIOCA1 I/O TGRA_1 input capture input/output compare output/PWM output pin 2 TIOCB1 I/O TGRA_2 input capture input/output compare output/PWM output pin 2 TIOCA2 I/O TGRA_2 input capture input/output compare output/PWM output pin 3 TIOCA3 I/O TGRA_3 input capture input/output compare output/PWM output pin 3 TIOCA3 I/O TGRB_3 input capture input/output compare output/PWM output pin TIOCB3 I/O TGRB_3 input capture input/output compare output/PWM output pin TIOCC3 I/O TGRC_3 input capture input/output compare output/PWM output pin TIOCC3 I/O TGRC_3 input capture input/output compare output/PWM output pin TIOCC3 I/O TGRD_3 input capture input/output compare output/PWM output pin TIOCC3 I/O TGRD_3 input capture input/output compare output/PWM output pin 4 TIOCA4 I/O TGRA_4 input capture input/output compare output/PWM output pin 5 TIOCA5 I/O TGRA_5 input capture input/output compare output/PWM output pin		TIOCC0	I/O	TGRC_0 input capture input/output compare output/PWM output pin
TIOCB1I/OTGRB_1 input capture input/output compare output/PWM output pin2TIOCA2I/OTGRA_2 input capture input/output compare output/PWM output pin3TIOCB2I/OTGRA_3 input capture input/output compare output/PWM output pin3TIOCA3I/OTGRA_3 input capture input/output compare output/PWM output pinTIOCB3I/OTGRA_3 input capture input/output compare output/PWM output pinTIOCB3I/OTGRB_3 input capture input/output compare output/PWM output pinTIOCC3I/OTGRC_3 input capture input/output compare output/PWM output pinTIOCD3I/OTGRD_3 input capture input/output compare output/PWM output pin4TIOCA4I/OTGRA_4 input capture input/output compare output/PWM output pin5TIOCA5I/OTGRA_5 input capture input/output compare output/PWM output pin		TIOCD0	I/O	TGRD_0 input capture input/output compare output/PWM output pin
2 TIOCA2 I/O TGRA_2 input capture input/output compare output/PWM output pin 3 TIOCB2 I/O TGRA_3 input capture input/output compare output/PWM output pin 3 TIOCA3 I/O TGRA_3 input capture input/output compare output/PWM output pin TIOCB3 I/O TGRA_3 input capture input/output compare output/PWM output pin TIOCB3 I/O TGRB_3 input capture input/output compare output/PWM output pin TIOCC3 I/O TGRC_3 input capture input/output compare output/PWM output pin TIOCD3 I/O TGRD_3 input capture input/output compare output/PWM output pin TIOCA4 I/O TGRA_4 input capture input/output compare output/PWM output pin 4 TIOCA4 I/O TGRB_4 input capture input/output compare output/PWM output pin 5 TIOCA5 I/O TGRA_5 input capture input/output compare output/PWM output pin	1	TIOCA1	I/O	TGRA_1 input capture input/output compare output/PWM output pin
TIOCB2 I/O TGRB_2 input capture input/output compare output/PWM output pin 3 TIOCA3 I/O TGRA_3 input capture input/output compare output/PWM output pin TIOCB3 I/O TGRB_3 input capture input/output compare output/PWM output pin TIOCB3 I/O TGRC_3 input capture input/output compare output/PWM output pin TIOCC3 I/O TGRC_3 input capture input/output compare output/PWM output pin TIOCD3 I/O TGRD_3 input capture input/output compare output/PWM output pin TIOCA4 I/O TGRA_4 input capture input/output compare output/PWM output pin TIOCB4 I/O TGRB_4 input capture input/output compare output/PWM output pin 5 TIOCA5 I/O TGRA_5 input capture input/output compare output/PWM output pin		TIOCB1	I/O	TGRB_1 input capture input/output compare output/PWM output pin
3 TIOCA3 I/O TGRA_3 input capture input/output compare output/PWM output pin TIOCB3 I/O TGRB_3 input capture input/output compare output/PWM output pin TIOCC3 I/O TGRC_3 input capture input/output compare output/PWM output pin TIOCD3 I/O TGRD_3 input capture input/output compare output/PWM output pin TIOCD3 I/O TGRD_3 input capture input/output compare output/PWM output pin 4 TIOCA4 I/O TGRA_4 input capture input/output compare output/PWM output pin TIOCB4 I/O TGRB_4 input capture input/output compare output/PWM output pin 5 TIOCA5 I/O TGRA_5 input capture input/output compare output/PWM output pin	2	TIOCA2	I/O	TGRA_2 input capture input/output compare output/PWM output pin
TIOCB3 I/O TGRB_3 input capture input/output compare output/PWM output pin TIOCC3 I/O TGRC_3 input capture input/output compare output/PWM output pin TIOCD3 I/O TGRD_3 input capture input/output compare output/PWM output pin TIOCD3 I/O TGRD_3 input capture input/output compare output/PWM output pin 4 TIOCA4 I/O TGRA_4 input capture input/output compare output/PWM output pin 5 TIOCA5 I/O TGRA_5 input capture input/output compare output/PWM output pin		TIOCB2	I/O	TGRB_2 input capture input/output compare output/PWM output pin
TIOCC3 I/O TGRC_3 input capture input/output compare output/PWM output pin TIOCD3 I/O TGRD_3 input capture input/output compare output/PWM output pin 4 TIOCA4 I/O TGRA_4 input capture input/output compare output/PWM output pin TIOCB4 I/O TGRB_4 input capture input/output compare output/PWM output pin TIOCA5 I/O TGRA_5 input capture input/output compare output/PWM output pin	3	TIOCA3	I/O	TGRA_3 input capture input/output compare output/PWM output pin
TIOCD3 I/O TGRD_3 input capture input/output compare output/PWM output pin 4 TIOCA4 I/O TGRA_4 input capture input/output compare output/PWM output pin TIOCB4 I/O TGRB_4 input capture input/output compare output/PWM output pin 5 TIOCA5 I/O TGRA_5 input capture input/output compare output/PWM output pin		TIOCB3	I/O	TGRB_3 input capture input/output compare output/PWM output pin
4 TIOCA4 I/O TGRA_4 input capture input/output compare output/PWM output pin 5 TIOCA5 I/O TGRA_5 input capture input/output compare output/PWM output pin		TIOCC3	I/O	TGRC_3 input capture input/output compare output/PWM output pin
TIOCB4I/OTGRB_4 input capture input/output compare output/PWM output pin5TIOCA5I/OTGRA_5 input capture input/output compare output/PWM output pin		TIOCD3	I/O	TGRD_3 input capture input/output compare output/PWM output pin
5 TIOCA5 I/O TGRA_5 input capture input/output compare output/PWM output pin	4	TIOCA4	I/O	TGRA_4 input capture input/output compare output/PWM output pin
		TIOCB4	I/O	TGRB_4 input capture input/output compare output/PWM output pin
TIOCB5 I/O TGRB_5 input capture input/output compare output/PWM output pin	5	TIOCA5	I/O	TGRA_5 input capture input/output compare output/PWM output pin
		TIOCB5	I/O	TGRB_5 input capture input/output compare output/PWM output pin

Rev. 2.00, 05/04, page 117 of 442



8.3 Register Descriptions

The TPU has the following registers for each channel.

- Timer control register_0 (TCR_0)
- Timer mode register_0 (TMDR_0)
- Timer I/O control register H_0 (TIORH_0)
- Timer I/O control register L_0 (TIORL_0)
- Timer interrupt enable register_0 (TIER_0)
- Timer status register_0 (TSR_0)
- Timer counter_0 (TCNT_0)
- Timer general register A_0 (TGRA_0)
- Timer general register B_0 (TGRB_0)
- Timer general register C_0 (TGRC_0)
- Timer general register D_0 (TGRD_0)
- Timer control register_1 (TCR_1)
- Timer mode register_1 (TMDR_1)
- Timer I/O control register _1 (TIOR_1)
- Timer interrupt enable register_1 (TIER_1)
- Timer status register_1 (TSR_1)
- Timer counter_1 (TCNT_1)
- Timer general register A_1 (TGRA_1)
- Timer general register B_1 (TGRB_1)
- Timer control register_2 (TCR_2)
- Timer mode register_2 (TMDR_2)
- Timer I/O control register_2 (TIOR_2)
- Timer interrupt enable register_2 (TIER_2)
- Timer status register_2 (TSR_2)
- Timer counter_2 (TCNT_2)
- Timer general register A_2 (TGRA_2)
- Timer general register B_2 (TGRB_2)
- Timer control register_3 (TCR_3)
- Timer mode register_3 (TMDR_3)
- Timer I/O control register H_3 (TIORH_3)
- Timer I/O control register L_3 (TIORL_3)
- Timer interrupt enable register_3 (TIER_3)
- Timer status register_3 (TSR_3)
- Timer counter_3 (TCNT_3)

Rev. 2.00, 05/04, page 118 of 442

- Timer general register A_3 (TGRA_3)
- Timer general register B_3 (TGRB_3)
- Timer general register C_3 (TGRC_3)
- Timer general register D_3 (TGRD_3)
- Timer control register_4 (TCR_4)
- Timer mode register_4 (TMDR_4)
- Timer I/O control register _4 (TIOR_4)
- Timer interrupt enable register_4 (TIER_4)
- Timer status register_4 (TSR_4)
- Timer counter_4 (TCNT_4)
- Timer general register A_4 (TGRA_4)
- Timer general register B_4 (TGRB_4)
- Timer control register_5 (TCR_5)
- Timer mode register_5 (TMDR_5)
- Timer I/O control register_5 (TIOR_5)
- Timer interrupt enable register_5 (TIER_5)
- Timer status register_5 (TSR_5)
- Timer counter_5 (TCNT_5)
- Timer general register A_5 (TGRA_5)
- Timer general register B_5 (TGRB_5)

Common registers:

- Timer start register (TSTR)
- Timer synchro register (TSYR)



8.3.1 Timer Control Register (TCR)

TCR controls the TCNT operation for each channel. The TPU has a total of six TCR registers, one for each channel (channels 0 to 5). TCR register settings should be conducted only when TCNT operation is stopped.

		Initial		
Bit	Bit Name	value	R/W	Description
7	CCLR2	0	R/W	Counter Clear 2 to 0
6	CCLR1	0	R/W	These bits select the TCNT counter clearing source.
5	CCLR0	0	R/W	See tables 8.3 and 8.4 for details.
4	CKEG1	0	R/W	Clock Edge 1 and 0
3	CKEG0	0	R/W	These bits select the input clock edge. When the input clock is counted using both edges, the input clock period is halved (e.g. $\phi/4$ both edges = $\phi/2$ rising edge). If phase counting mode is used on channels 1, 2, 4, and 5, this setting is ignored and the phase counting mode setting has priority. Internal clock edge selection is valid when the input clock is $\phi/4$ or slower. This setting is ignored if the input clock is $\phi/1$, or when overflow/underflow of another channel is selected.
				00: Count at rising edge
				01: Count at falling edge
				1×: Count at both edges
				Legend: ×: Don't care
2	TPSC2	0	R/W	Time Prescaler 2 to 0
1	TPSC1	0	R/W	These bits select the TCNT counter clock. The clock
0	TPSC0	0	R/W	source can be selected independently for each channel. See tables 8.5 to 8.10 for details.



Channel	Bit 7 CCLR2	Bit 6 CCLR1	Bit 5 CCLR0	Description
0, 3	0	0	0	TCNT clearing disabled
			1	TCNT cleared by TGRA compare match/input capture
		1	0	TCNT cleared by TGRB compare match/input capture
			1	TCNT cleared by counter clearing for another channel performing synchronous clearing/ synchronous operation* ¹
	1	0	0	TCNT clearing disabled
			1	TCNT cleared by TGRC compare match/input capture* ²
		1	0	TCNT cleared by TGRD compare match/input capture* ²
			1	TCNT cleared by counter clearing for another channel performing synchronous clearing/ synchronous operation* ¹

Table 8.3 CCLR0 to CCLR2 (Channels 0 and 3)

Notes: 1. Synchronous operation is set by setting the SYNC bit in TSYR to 1.

2. When TGRC or TGRD is used as a buffer register, TCNT is not cleared because the buffer register setting has priority, and compare match/input capture does not occur.

Table 8.4CCLR0 to CCLR2 (Channels 1, 2, 4, and 5)

Channel	Bit 7 Reserved	Bit 6 * ² CCLR1	Bit 5 CCLR0	Description
1, 2, 4, 5	0	0	0	TCNT clearing disabled
			1	TCNT cleared by TGRA compare match/input capture
		1	0	TCNT cleared by TGRB compare match/input capture
			1	TCNT cleared by counter clearing for another channel performing synchronous clearing/ synchronous operation* ¹

Notes: 1. Synchronous operation is selected by setting the SYNC bit in TSYR to 1.

2. Bit 7 is reserved in channels 1, 2, 4, and 5. It is always read as 0 and cannot be modified.



Channel	Bit 2 TPSC2	Bit 1 TPSC1	Bit 0 TPSC0	Description
0	0	0	0	Internal clock: counts on $\phi/1$
			1	Internal clock: counts on $\phi/4$
		1	0	Internal clock: counts on $\phi/16$
			1	Internal clock: counts on \u00e6/64
	1	0	0	External clock: counts on TCLKA pin input
			1	External clock: counts on TCLKB pin input
		1	0	External clock: counts on TCLKC pin input
			1	External clock: counts on TCLKD pin input

Table 8.5TPSC0 to TPSC2 (Channel 0)

Table 8.6TPSC0 to TPSC2 (Channel 1)

Channel	Bit 2 TPSC2	Bit 1 TPSC1	Bit 0 TPSC0	Description
1	0	0	0	Internal clock: counts on $\phi/1$
			1	Internal clock: counts on $\phi/4$
		1	0	Internal clock: counts on $\phi/16$
			1	Internal clock: counts on \phi/64
	1	0	0	External clock: counts on TCLKA pin input
			1	External clock: counts on TCLKB pin input
		1	0	Internal clock: counts on \$\$\phi\$256
			1	Counts on TCNT2 overflow/underflow

Note: This setting is ignored when channel 1 is in phase counting mode.

Rev. 2.00, 05/04, page 122 of 442



Channel	Bit 2 TPSC2	Bit 1 TPSC1	Bit 0 TPSC0	Description
2	0	0	0	Internal clock: counts on $\phi/1$
			1	Internal clock: counts on \phi/4
		1	0	Internal clock: counts on
			1	Internal clock: counts on \$\phi/64
	1	0	0	External clock: counts on TCLKA pin input
			1	External clock: counts on TCLKB pin input
		1	0	External clock: counts on TCLKC pin input
			1	Internal clock: counts on \$\phi/1024

Table 8.7TPSC0 to TPSC2 (Channel 2)

Note: This setting is ignored when channel 2 is in phase counting mode.

Table 8.8	TPSC0 to	TPSC2	(Channel 3)
-----------	-----------------	-------	-------------

Bit 2 TPSC2	Bit 1 TPSC1	Bit 0 TPSC0	Description
0	0	0	Internal clock: counts on $\phi/1$
		1	Internal clock: counts on $\phi/4$
	1	0	Internal clock: counts on
		1	Internal clock: counts on ø/64
1	0	0	External clock: counts on TCLKA pin input
		1	Internal clock: counts on
	1	0	Internal clock: counts on
		1	Internal clock: counts on
	TPSC2	TPSC2 TPSC1 0 0 1	$ \begin{array}{c cccccccccccccccccccccccccccccccc$



Channel	Bit 2 TPSC2	Bit 1 TPSC1	Bit 0 TPSC0	Description
4	0	0	0	Internal clock: counts on $\phi/1$
			1	Internal clock: counts on
		1	0	Internal clock: counts on
			1	Internal clock: counts on \phi/64
	1	0	0	External clock: counts on TCLKA pin input
			1	External clock: counts on TCLKC pin input
		1	0	Internal clock: counts on
			1	Counts on TCNT5 overflow/underflow

Table 8.9TPSC0 to TPSC2 (Channel 4)

Note: This setting is ignored when channel 4 is in phase counting mode.

Table 8.10TPSC0 to TPSC2 (Channel 5)

Channel	Bit 2 TPSC2	Bit 1 TPSC1	Bit 0 TPSC0	Description
5	0	0	0	Internal clock: counts on $\phi/1$
			1	Internal clock: counts on \phi/4
		1	0	Internal clock: counts on \$\phi/16
			1	Internal clock: counts on \phi/64
	1	0	0	External clock: counts on TCLKA pin input
			1	External clock: counts on TCLKC pin input
		1	0	Internal clock: counts on \$\$\phi\$256
			1	External clock: counts on TCLKD pin input

Note: This setting is ignored when channel 5 is in phase counting mode.



8.3.2 Timer Mode Register (TMDR)

TMDR sets the operating mode of each channel. The TPU has six TMDR registers, one for each channel. TMDR register settings should be changed only when TCNT operation is stopped.

		Initial		
Bit	Bit Name	value	R/W	Description
7, 6	_	All 1	_	Reserved
				These bits are always read as 1 and cannot be modified.
5	BFB	0	R/W	Buffer Operation B
				Specifies whether TGRB is to operate in the normal way, or TGRB and TGRD are to be used together for buffer operation. When TGRD is used as a buffer register, TGRD input capture/output compare is not generated.
				In channels 1, 2, 4, and 5, which have no TGRD, bit 5 is reserved. It is always read as 0 and cannot be modified.
				0: TGRB operates normally
				1: TGRB and TGRD used together for buffer operation
4	BFA	0	R/W	Buffer Operation A
				Specifies whether TGRA is to operate in the normal way, or TGRA and TGRC are to be used together for buffer operation. When TGRC is used as a buffer register, TGRC input capture/output compare is not generated.
				In channels 1, 2, 4, and 5, which have no TGRC, bit 4 is reserved. It is always read as 0 and cannot be modified.
				0: TGRA operates normally
				1: TGRA and TGRC used together for buffer operation
3	MD3	0	R/W	Modes 3 to 0
2	MD2	0	R/W	These bits are used to set the timer operating mode.
1	MD1	0	R/W	MD3 is a reserved bit. In a write, it should always be
0	MD0	0	R/W	written with 0. See table 8.11 for details.



Table 8.11 MD0 to MD3

Bit 3 MD3* ¹	Bit 2 MD2* ²	Bit 1 MD1	Bit 0 MD0	Description
0	0	0	0	Normal operation
			1	Reserved
		1	0	PWM mode 1
			1	PWM mode 2
	1	0	0	Phase counting mode 1
			1	Phase counting mode 2
		1	0	Phase counting mode 3
			1	Phase counting mode 4
1	×	×	×	

Legend:

×: Don't care

Notes: 1. MD3 is a reserved bit. In a write, it should always be written with 0.

2. Phase counting mode cannot be set for channels 0 and 3. In this case, 0 should always be written to MD2.



8.3.3 Timer I/O Control Register (TIOR)

TIOR controls TGR. The TPU has eight TIOR registers, two each for channels 0 and 3, and one each for channels 1, 2, 4, and 5. Care is required as TIOR is affected by the TMDR setting.

The initial output specified by TIOR is valid when the counter is stopped (the CST bit in TSTR is cleared to 0). Note also that, in PWM mode 2, the output at the point at which the counter is cleared to 0 is specified.

When TGRC or TGRD is designated for buffer operation, this setting is invalid and the register operates as a buffer register.

-	D // N	Initial	-	
Bit	Bit Name	value	R/W	Description
7	IOB3	0	R/W	I/O Control B3 to B0
6	IOB2	0	R/W	Specify the function of TGRB.
5	IOB1	0	R/W	
4	IOB0	0	R/W	
3	IOA3	0	R/W	I/O Control A3 to A0
2	IOA2	0	R/W	Specify the function of TGRA.
1	IOA1	0	R/W	
0	IOA0	0	R/W	

TIORH_0, TIOR_1, TIOR_2, TIORH_3, TIOR_4, TIOR_5

TIORL_0, TIORL_3

		Initial		
Bit	Bit Name	value	R/W	Description
7	IOD3	0	R/W	I/O Control D3 to D0
6	IOD2	0	R/W	Specify the function of TGRD.
5	IOD1	0	R/W	
4	IOD0	0	R/W	
3	IOC3	0	R/W	I/O Control C3 to C0
2	IOC2	0	R/W	Specify the function of TGRC.
1	IOC1	0	R/W	
0	IOC0	0	R/W	

Table 8.12TIORH_0 (Channel 0)

					Description
Bit 7 IOB3	Bit 6 IOB2	Bit 5 IOB1	Bit 4 IOB0	TGRB_0 Function	TIOCB0 Pin Function
0	0	0	0	Output	Output disabled
			1	compare register	Initial output is 0
				register	0 output at compare match
		1	0	-	Initial output is 0
					1 output at compare match
			1	-	Initial output is 0
					Toggle output at compare match
	1	0	0	-	Output disabled
			1	-	Initial output is 1
					0 output at compare match
		1	0	-	Initial output is 1
					1 output at compare match
			1	_	Initial output is 1
					Toggle output at compare match
1	0	0	0	Input	Capture input source is TIOCB0 pin
				capture - register	Input capture at rising edge
			1		Capture input source is TIOCB0 pin
					Input capture at falling edge
		1	×	-	Capture input source is TIOCB0 pin
				_	Input capture at both edges
	1	×	×	_	Capture input source is channel 1/count clock
					Input capture at TCNT_1 count-up/count-down*

Legend:

×: Don't care

Note: * When bits TPSC0 to TPSC2 in TCR_1 are set to B'000 and $\phi/1$ is used as the TCNT_1 count clock, this setting is invalid and input capture is not generated.

Table 8.13 TIORL_0 (Channel 0)

					Description
Bit 7 IOD3	Bit 6 IOD2	Bit 5 IOD1	Bit 4 IOD0	TGRD_0 Function	TIOCD0 Pin Function
0	0	0	0	Output	Output disabled
			1	compare register* ²	Initial output is 0
				register	0 output at compare match
		1	0	_	Initial output is 0
					1 output at compare match
			1	-	Initial output is 0
					Toggle output at compare match
	1	0	0		Output disabled
			1		Initial output is 1
					0 output at compare match
		1	0		Initial output is 1
					1 output at compare match
			1	_	Initial output is 1
					Toggle output at compare match
1	0	0	0	Input	Capture input source is TIOCD0 pin
				capture - register* ²	Input capture at rising edge
			1		Capture input source is TIOCD0 pin
					Input capture at falling edge
		1	×	_	Capture input source is TIOCD0 pin
				_	Input capture at both edges
	1	×	×	_	Capture input source is channel 1/count clock
					Input capture at TCNT_1 count-up/count-down*1

Legend:

×: Don't care

Notes: 1. When bits TPSC0 to TPSC2 in TCR_1 are set to B'000 and $\phi/1$ is used as the TCNT_1 count clock, this setting is invalid and input capture is not generated.

2. When the BFB bit in TMDR_0 is set to 1 and TGRD_0 is used as a buffer register, this setting is invalid and input capture/output compare is not generated.



Table 8.14 TIOR_1 (Channel 1)

					Description
Bit 7 IOB3	Bit 6 IOB2	Bit 5 IOB1	Bit 4 IOB0	TGRB_1 Function	TIOCB1 Pin Function
0	0	0	0	Output	Output disabled
			1	compare register	Initial output is 0
				register	0 output at compare match
		1	0	-	Initial output is 0
					1 output at compare match
			1	-	Initial output is 0
					Toggle output at compare match
	1	0	0	-	Output disabled
			1	-	Initial output is 1
					0 output at compare match
		1	0	_	Initial output is 1
					1 output at compare match
			1	_	Initial output is 1
					Toggle output at compare match
1	0	0	0	Input	Capture input source is TIOCB1 pin
				capture - register	Input capture at rising edge
			1		Capture input source is TIOCB1 pin
					Input capture at falling edge
		1	×	-	Capture input source is TIOCB1 pin
					Input capture at both edges
	1	Х	×	-	TGRC_0 compare match/ input capture
					Input capture at generation of TGRC_0 compare match/input capture

RENESAS

Legend:

×: Don't care

Table 8.15TIOR_2 (Channel 2)

					Description
Bit 7 IOB3	Bit 6 IOB2	Bit 5 IOB1	Bit 4 IOB0	TGRB_2 Function	TIOCB2 Pin Function
0	0	0	0	Output	Output disabled
			1	compare register	Initial output is 0
				register	0 output at compare match
		1	0	_	Initial output is 0
					1 output at compare match
			1	_	Initial output is 0
					Toggle output at compare match
	1	0	0	_	Output disabled
			1	_	Initial output is 1
					0 output at compare match
		1	0	_	Initial output is 1
					1 output at compare match
			1	_	Initial output is 1
					Toggle output at compare match
1	Х	0	0	Input	Capture input source is TIOCB2 pin
	•	capture - register	Input capture at rising edge		
			1		Capture input source is TIOCB2 pin
					Input capture at falling edge
		1	х	_	Capture input source is TIOCB2 pin
					Input capture at both edges

Legend:

×: Don't care



Rev. 2.00, 05/04, page 131 of 442

Table 8.16 TIORH_3 (Channel 3)

					Description
Bit 7 IOB3	Bit 6 IOB2	Bit 5 IOB1	Bit 4 IOB0	TGRB_3 Function	TIOCB3 Pin Function
0	0	0	0	Output	Output disabled
			1	compare register	Initial output is 0
				register	0 output at compare match
		1	0	-	Initial output is 0
					1 output at compare match
			1	-	Initial output is 0
					Toggle output at compare match
	1	0	0	-	Output disabled
			1	-	Initial output is 1
					0 output at compare match
		1	0	-	Initial output is 1
					1 output at compare match
			1	_	Initial output is 1
					Toggle output at compare match
1	0	0	0	Input	Capture input source is TIOCB3 pin
				capture - register	Input capture at rising edge
			1		Capture input source is TIOCB3 pin
					Input capture at falling edge
		1	×	-	Capture input source is TIOCB3 pin
					Input capture at both edges
	1	Х	Х	-	Capture input source is channel 4/count clock
					Input capture at TCNT_4 count-up/count-down*

Legend:

×: Don't care

Note: * When bits TPSC0 to TPSC2 in TCR_4 are set to B'000 and $\phi/1$ is used as the TCNT_4 count clock, this setting is invalid and input capture is not generated.

Table 8.17TIORL_3 (Channel 3)

					Description
Bit 7 IOD3	Bit 6 IOD2	Bit 5 IOD1	Bit 4 IOD0	TGRD_3 Function	TIOCD3 Pin Function
0	0	0	0	Output	Output disabled
			1	compare register* ²	Initial output is 0
				register	0 output at compare match
		1	0	-	Initial output is 0
					1 output at compare match
			1	_	Initial output is 0
					Toggle output at compare match
	1	0	0	-	Output disabled
			1	-	Initial output is 1
					0 output at compare match
		1	0	-	Initial output is 1
					1 output at compare match
			1	_	Initial output is 1
					Toggle output at compare match
1	0	0	0	Input	Capture input source is TIOCD3 pin
				capture - register* ²	Input capture at rising edge
			1		Capture input source is TIOCD3 pin
					Input capture at falling edge
		1	Х	_	Capture input source is TIOCD3 pin
				_	Input capture at both edges
	1	×	×	_	Capture input source is channel 4/count clock
					Input capture at TCNT_4 count-up/count-down*1

Legend:

×: Don't care

Notes: 1. When bits TPSC0 to TPSC2 in TCR_4 are set to B'000 and $\phi/1$ is used as the TCNT_4 count clock, this setting is invalid and input capture is not generated.

2. When the BFB bit in TMDR_3 is set to 1 and TGRD_3 is used as a buffer register, this setting is invalid and input capture/output compare is not generated.



Table 8.18 TIOR_4 (Channel 4)

					Description
Bit 7 IOB3	Bit 6 IOB2	Bit 5 IOB1	Bit 4 IOB0	TGRB_4 Function	TIOCB4 Pin Function
0	0	0	0	Output	Output disabled
			1	compare register	Initial output is 0
				register	0 output at compare match
		1	0	-	Initial output is 0
					1 output at compare match
			1	-	Initial output is 0
					Toggle output at compare match
	1	0	0	-	Output disabled
			1	-	Initial output is 1
					0 output at compare match
		1	0	-	Initial output is 1
					1 output at compare match
			1	-	Initial output is 1
					Toggle output at compare match
1	0	0	0	Input	Capture input source is TIOCB4 pin
				capture - register	Input capture at rising edge
			1	- Tegister	Capture input source is TIOCB4 pin
					Input capture at falling edge
		1	×	-	Capture input source is TIOCB4 pin
					Input capture at both edges
	1	×	×	_	Capture input source is TGRC_3 compare match/input capture
					Input capture at generation of TGRC_3 compare match/input capture

RENESAS

Legend:

×: Don't care

Table 8.19TIOR_5 (Channel 5)

					Description
Bit 7 IOB3	Bit 6 IOB2	Bit 5 IOB1	Bit 4 IOB0	TGRB_5 Function	TIOCB5 Pin Function
0	0	0	0	Output	Output disabled
			1	compare register	Initial output is 0
				register	0 output at compare match
		1	0	_	Initial output is 0
					1 output at compare match
			1	_	Initial output is 0
					Toggle output at compare match
	1	0	0	_	Output disabled
			1	_	Initial output is 1
					0 output at compare match
		1	0	_	Initial output is 1
					1 output at compare match
			1	_	Initial output is 1
					Toggle output at compare match
1	Х	0	0	Input	Capture input source is TIOCB5 pin
				capture - register	Input capture at rising edge
			1		Capture input source is TIOCB5 pin
					Input capture at falling edge
		1	×	-	Capture input source is TIOCB5 pin
					Input capture at both edges

Legend:

×: Don't care



Rev. 2.00, 05/04, page 135 of 442

Table 8.20 TIORH_0 (Channel 0)

					Description
Bit 3 IOA3	Bit 2 IOA2	Bit 1 IOA1	Bit 0 IOA0	TGRA_0 Function	TIOCA0 Pin Function
0	0	0	0	Output	Output disabled
			1	compare register	Initial output is 0
				register	0 output at compare match
		1	0	_	Initial output is 0
					1 output at compare match
			1	_	Initial output is 0
					Toggle output at compare match
	1	0	0		Output disabled
			1		Initial output is 1
					0 output at compare match
		1	0		Initial output is 1
					1 output at compare match
			1	_	Initial output is 1
					Toggle output at compare match
1	0	0	0	Input	Capture input source is TIOCA0 pin
				capture - register	Input capture at rising edge
			1		Capture input source is TIOCA0 pin
					Input capture at falling edge
		1	×		Capture input source is TIOCA0 pin
					Input capture at both edges
	1	Х	Х	-	Capture input source is channel 1/count clock
					Input capture at TCNT_1 count-up/count-down*

Legend:

×: Don't care

Note: * When bits TPSC0 to TPSC2 in TCR_1 are set to B'000 and $\phi/1$ is used as the TCNT_1 count clock, this setting is invalid and input capture is not generated.

Table 8.21 TIORL_0 (Channel 0)

					Description
Bit 3 IOC3	Bit 2 IOC2	Bit 1 IOC1	Bit 0 IOC0	TGRC_0 Function	TIOCC0 Pin Function
0	0	0	0	Output	Output disabled
			1	compare register*	Initial output is 0
				register	0 output at compare match
		1	0	-	Initial output is 0
					1 output at compare match
			1	_	Initial output is 0
					Toggle output at compare match
	1	0	0	_	Output disabled
			1	_	Initial output is 1
					0 output at compare match
		1	0	_	Initial output is 1
					1 output at compare match
			1	_	Initial output is 1
					Toggle output at compare match
1	0	0	0	Input	Capture input source is TIOCC0 pin
				capture - register*	Input capture at rising edge
			1		Capture input source is TIOCC0 pin
					Input capture at falling edge
		1	×	_	Capture input source is TIOCC0 pin
				_	Input capture at both edges
	1	×	×	_	Capture input source is channel 1/count clock
					Input capture at TCNT_1 count-up/count-down

Legend:

×: Don't care

Note: * When the BFA bit in TMDR_0 is set to 1 and TGRC_0 is used as a buffer register, this setting is invalid and input capture/output compare is not generated.



Table 8.22 TIOR_1 (Channel 1)

					Description
Bit 3 IOA3	Bit 2 IOA2	Bit 1 IOA1	Bit 0 IOA0	TGRA_1 Function	TIOCA1 Pin Function
0	0	0	0	Output	Output disabled
			1	compare register	Initial output is 0
				register	0 output at compare match
		1	0	-	Initial output is 0
					1 output at compare match
			1		Initial output is 0
					Toggle output at compare match
	1	0	0		Output disabled
			1		Initial output is 1
					0 output at compare match
		1	0	_	Initial output is 1
					1 output at compare match
			1	-	Initial output is 1
					Toggle output at compare match
1	0	0	0	Input	Capture input source is TIOCA1 pin
				capture - register	Input capture at rising edge
			1		Capture input source is TIOCA1 pin
					Input capture at falling edge
		1	Х	_	Capture input source is TIOCA1 pin
					Input capture at both edges
	1	×	×	-	Capture input source is TGRA_0 compare match/input capture
					Input capture at generation of channel 0/TGRA_0 compare match/input capture

RENESAS

Legend:

×: Don't care

Table 8.23 TIOR_2 (Channel 2)

					Description
Bit 3 IOA3	Bit 2 IOA2	Bit 1 IOA1	Bit 0 IOA0	TGRA_2 Function	TIOCA2 Pin Function
0	0	0	0	Output	Output disabled
			1	compare register	Initial output is 0
				register	0 output at compare match
		1	0	_	Initial output is 0
					1 output at compare match
			1	_	Initial output is 0
					Toggle output at compare match
	1	0	0	_	Output disabled
			1	_	Initial output is 1
					0 output at compare match
		1	0	_	Initial output is 1
				_	1 output at compare match
			1	_	Initial output is 1
					Toggle output at compare match
1	×	0	0	Input	Capture input source is TIOCA2 pin
				capture - register	Input capture at rising edge
			1		Capture input source is TIOCA2 pin
					Input capture at falling edge
		1	х	_	Capture input source is TIOCA2 pin
					Input capture at both edges

Legend:

×: Don't care



Rev. 2.00, 05/04, page 139 of 442

Table 8.24 TIORH_3 (Channel 3)

					Description
Bit 3 IOA3	Bit 2 IOA2	Bit 1 IOA1	Bit 0 IOA0	TGRA_3 Function	TIOCA3 Pin Function
0	0	0	0	Output	Output disabled
			1	compare register	Initial output is 0
				register	0 output at compare match
		1	0	_	Initial output is 0
					1 output at compare match
			1	-	Initial output is 0
					Toggle output at compare match
	1	0	0	-	Output disabled
			1	-	Initial output is 1
					0 output at compare match
		1	0	-	Initial output is 1
					1 output at compare match
			1	-	Initial output is 1
					Toggle output at compare match
1	0	0	0	Input	Capture input source is TIOCA3 pin
				capture - register	Input capture at rising edge
			1		Capture input source is TIOCA3 pin
					Input capture at falling edge
		1	×	-	Capture input source is TIOCA3 pin
					Input capture at both edges
	1	×	×	_	Capture input source is channel 4/count clock
					Input capture at TCNT_4 count-up/count-down*

Legend:

×: Don't care

Note: * When bits TPSC0 to TPSC2 in TCR_4 are set to B'000 and $\phi/1$ is used as the TCNT_4 count clock, this setting is invalid and input capture is not generated.

Table 8.25 TIORL_3 (Channel 3)

					Description
Bit 3 IOC3	Bit 2 IOC2	Bit 1 IOC1	Bit 0 IOC0	TGRC_3 Function	TIOCC3 Pin Function
0	0	0	0	Output	Output disabled
			1	compare register* ²	Initial output is 0
				register	0 output at compare match
		1	0	-	Initial output is 0
					1 output at compare match
			1	-	Initial output is 0
					Toggle output at compare match
	1	0	0	_	Output disabled
			1	-	Initial output is 1
					0 output at compare match
		1	0	_	Initial output is 1
					1 output at compare match
			1	_	Initial output is 1
					Toggle output at compare match
1	0	0	0	Input	Capture input source is TIOCC3 pin
				capture - register* ²	Input capture at rising edge
			1		Capture input source is TIOCC3 pin
					Input capture at falling edge
		1	Х	_	Capture input source is TIOCC3 pin
				_	Input capture at both edges
	1	×	×	_	Capture input source is channel 4/count clock
					Input capture at TCNT_4 count-up/count-down*1

Legend:

×: Don't care

Notes: 1. When bits TPSC0 to TPSC2 in TCR_4 are set to B'000 and $\phi/1$ is used as the TCNT_4 count clock, this setting is invalid and input capture is not generated.

2. When the BFA bit in TMDR_3 is set to 1 and TGRC_3 is used as a buffer register, this setting is invalid and input capture/output compare is not generated.



Table 8.26 TIOR_4 (Channel 4)

					Description
Bit 3 IOA3	Bit 2 IOA2	Bit 1 IOA1	Bit 0 IOA0	TGRA_4 Function	TIOCA4 Pin Function
0	0	0	0	Output	Output disabled
			1	compare register	Initial output is 0
				register	0 output at compare match
		1	0		Initial output is 0
					1 output at compare match
			1	-	Initial output is 0
					Toggle output at compare match
	1	0	0	-	Output disabled
			1		Initial output is 1
					0 output at compare match
		1	0	_	Initial output is 1
					1 output at compare match
			1	_	Initial output is 1
					Toggle output at compare match
1	0	0	0	Input	Capture input source is TIOCA4 pin
				capture - register	Input capture at rising edge
			1		Capture input source is TIOCA4 pin
					Input capture at falling edge
		1	Х	-	Capture input source is TIOCA4 pin
				_	Input capture at both edges
	1	×	×	-	Capture input source is TGRA_3 compare match/input capture
					Input capture at generation of TGRA_3 compare match/input capture

RENESAS

Legend:

×: Don't care

Table 8.27TIOR_5 (Channel 5)

				Description		
Bit 3 IOA3	Bit 2 IOA2	Bit 1 IOA1	Bit 0 IOA0	TGRA_5 Function	TIOCA5 Pin Function	
0	0	0	0	Output	Output disabled	
			1	compare register	Initial output is 0	
				register	0 output at compare match	
		1	0	_	Initial output is 0	
					1 output at compare match	
			1	_	Initial output is 0	
					Toggle output at compare match	
	1	0	0	_	Output disabled	
			1	_	Initial output is 1	
				_	0 output at compare match	
		1	0	_	Initial output is 1	
				_	1 output at compare match	
			1	_	Initial output is 1	
					Toggle output at compare match	
1	×	0	0	Input	Capture input source is TIOCA5 pin	
				capture - register	Input capture at rising edge	
			1	- Icylstel	Capture input source is TIOCA5 pin	
					Input capture at falling edge	
		1	х	_	Capture input source is TIOCA5 pin	
					Input capture at both edges	

Legend:

×: Don't care



Rev. 2.00, 05/04, page 143 of 442

8.3.4 Timer Interrupt Enable Register (TIER)

TIER controls enabling or disabling of interrupt requests for each channel. The TPU has six TIER registers, one for each channel.

Bit	Bit Name	Initial value	R/W	Description
7	TTGE	0	R/W	A/D Conversion Start Request Enable
				Enables or disables generation of A/D conversion start requests by TGRA input capture/compare match.
				0: A/D conversion start request generation disabled
				1: A/D conversion start request generation enabled
6	_	1		Reserved
				This bit is always read as 1 and cannot be modified.
5	TCIEU	0	R/W	Underflow Interrupt Enable
				Enables or disables interrupt requests (TCIU) by the TCFU flag when the TCFU flag in TSR is set to 1 in channels 1, 2, 4, and 5.
				In channels 0 and 3, bit 5 is reserved. It is always read as 0 and cannot be modified.
				0: Interrupt requests (TCIU) by TCFU disabled
				1: Interrupt requests (TCIU) by TCFU enabled
4	TCIEV	0	R/W	Overflow Interrupt Enable
				Enables or disables interrupt requests (TCIV) by the TCFV flag when the TCFV flag in TSR is set to 1.
				0: Interrupt requests (TCIV) by TCFV disabled
				1: Interrupt requests (TCIV) by TCFV enabled
3	TGIED	0	R/W	TGR Interrupt Enable D
				Enables or disables interrupt requests (TGID) by the TGFD bit when the TGFD bit in TSR is set to 1 in channels 0 and 3.
				In channels 1, 2, 4, and 5, bit 3 is reserved. It is always read as 0 and cannot be modified.
				0: Interrupt requests (TGID) by TGFD bit disabled
				1: Interrupt requests (TGID) by TGFD bit enabled

RENESAS

Rev. 2.00, 05/04, page 144 of 442

С
terrupt requests (TGIC) by the FC bit in TSR is set to 1 in
d 5, bit 2 is reserved. It is always be modified.
GIC) by TGFC bit disabled
GIC) by TGFC bit enabled
В
terrupt requests (TGIB) by the FB bit in TSR is set to 1.
GIB) by TGFB bit disabled
GIB) by TGFB bit enabled
A
terrupt requests (TGIA) by the FA bit in TSR is set to 1.
GIA) by TGFA bit disabled
GIA) by TGFA bit enabled

8.3.5 Timer Status Register (TSR)

TSR indicates the status of each channel. The TPU has six TSR registers, one for each channel.

Bit	Bit Name	Initial value	R/W	Description
7	TCFD	1	R	Count Direction Flag
				Status flag that shows the direction in which TCNT counts in channels 1, 2, 4, and 5. In channels 0 and 3, bit 7 is reserved. It is always read as 1 and cannot be modified.
				0: TCNT counts down
				1: TCNT counts up
6		1		Reserved
				This bit is always read as 1 and cannot be modified.




Bit Bit Name value R/W Description 5 TCFU 0 R/(W)* Underflow Flag 5 TCFU 0 R/(W)* Underflow Flag Status flag that indicates that TCNT underflow has occurred when channels 1, 2, 4, and 5 are set to phase counting mode. In channels 0 and 3, bit 5 is reserved. It is always read as 0 and cannot be modified. [Setting condition] • When the TCNT value underflows (changes from H0000 to HFFFF) [Clearing condition] • When 0 is written to TCFU after reading TCFU = 1 4 TCFV 0 R/(W)* Overflow Flag Status flag that indicates that TCNT overflow has occurred. [Setting condition] • 4 TCFV 0 R/(W)* Overflow Flag Status flag that indicates that TCNT overflow has occurred. [Setting condition] • • When 0 is written to TCFV after reading TCFV = 1 [Setting condition] • 3 TGFD 0 R/(W)* Input Capture/Output Compare Flag D 3 TGFD 0 R/(W)* Input Capture /Output Compare Flag D Status flag t			Initial		
Status flag that indicates that TCNT underflow has occurred when channels 1, 2, 4, and 5 are set to phase counting mode. In channels 0 and 3, bit 5 is reserved. It is always read as 0 and cannot be modified. [Setting condition] • When the TCNT value underflows (changes from H'0000 to H'FFFF) [Clearing condition] • When 0 is written to TCFU after reading TCFU = 1 4 TCFV 0 R/(W)* Overflow Flag Status flag that indicates that TCNT overflow has occurred. [Setting condition] • When 0 is written to TCFU after reading TCFU = 1 4 TCFV 0 R/(W)* Overflow Flag Status flag that indicates that TCNT overflow has occurred. [Setting condition] • When the TCNT value overflows (changes from H'FFFF to H'0000) [Clearing condition] • When the TCNT value overflows (changes from H'FFFF to H'0000) [Clearing condition] 3 TGFD 0 R/(W)* Input Capture/Output Compare Flag D 3 TGFD 0 R/(W)* Input Capture/Output Compare Flag D 3 TGFD 0 R/(W)* Inchannels 1, 2, 4, and 5, bit 3 is reserved. It is always read as 0 and cannot be modified. [Setting conditions] • When TCNT alue is transferred to TGRD input capture or ompare register • When TCNT value is transferred to TGRD by input capture sig	Bit	Bit Name	value	R/W	Description
occurred when channels 1, 2, 4, and 5 are set to phase counting mode. In channels 0 and 3, bit 5 is reserved. It is always read as 0 and cannot be modified. [Setting condition] • When the TCNT value underflows (changes from H0000 to HFFFF) [Clearing condition] • When 0 is written to TCFU after reading TCFU = 1 4 TCFV 0 R/(W)* Voerflow Flag Status flag that indicates that TCNT overflow has occurred. [Setting condition] • When the TCNT value overflows (changes from H'FFFF to H'0000) [Clearing condition] • When 0 is written to TCFV after reading TCFV = 1 3 TGFD 0 R/(W)* 3 TGFD 0 R/(W)* Input Capture/Output Compare Flag D Status flag that indicates the occurrence of TGRD input capture or compare match in channels 0 and 3. In channels 1, 2, 4, and 5, bit 3 is reserved. It is always read as 0 and cannot be modified. [Setting condition] • When TCNT = TGRD and TGRD is functioning as output compare register	5	TCFU	0	R/(W)*	Underflow Flag
as 0 and cannot be modified. [Setting condition] • When the TCNT value underflows (changes from H'0000 to H'FFF) [Clearing condition] • When 0 is written to TCFU after reading TCFU = 1 4 TCFV 0 R/(W)* Overflow Flag Status flag that indicates that TCNT overflow has occurred. [Setting condition] • When the TCNT value overflows (changes from H'FFFF to H'0000) [Clearing condition] • When 0 is written to TCFV after reading TCFV = 1 3 TGFD 0 R/(W)* Input Capture/Output Compare Flag D Status flag that indicates the occurrence of TGRD input capture or compare match in channels 0 and 3. In channels 1, 2, 4, and 5, bit 3 is reserved. It is always read as 0 and cannot be modified. [Setting conditions] • When TCNT = TGRD and TGRD is functioning as output compare register • When TCNT value is transferred to TGRD by input capture or gignal and TGRD is functioning as input capture register					occurred when channels 1, 2, 4, and 5 are set to phase
 When the TCNT value underflows (changes from H'0000 to H'FFFF) [Clearing condition] When 0 is written to TCFU after reading TCFU = 1 TCFV 0 R/(W)* Overflow Flag Status flag that indicates that TCNT overflow has occurred. [Setting condition] When the TCNT value overflows (changes from H'FFFF to H'0000) [Clearing condition] When 0 is written to TCFV after reading TCFV = 1 TGFD 0 R/(W)* Input Capture/Output Compare Flag D Status flag that indicates the occurrence of TGRD input capture or compare match in channels 0 and 3. In channels 1, 2, 4, and 5, bit 3 is reserved. It is always read as 0 and cannot be modified. [Setting conditions] When TCNT = TGRD and TGRD is functioning as output compare register When TCNT value is transferred to TGRD by input capture signal and TGRD is functioning as input capture register 					· · · · · ·
H'0000 to H'FFFF) [Clearing condition] • When 0 is written to TCFU after reading TCFU = 1 4 TCFV 0 R/(W)* Overflow Flag Status flag that indicates that TCNT overflow has occurred. [Setting condition] • When the TCNT value overflows (changes from H'FFFF to H'0000) [Clearing condition] • When 0 is written to TCFV after reading TCFV = 1 3 TGFD 0 R/(W)* Input Capture/Output Compare Flag D Status flag that indicates the occurrence of TGRD input capture or compare match in channels 0 and 3. In channels 1, 2, 4, and 5, bit 3 is reserved. It is always read as 0 and cannot be modified. [Setting conditions] • When TCNT = TGRD and TGRD is functioning as output compare register • When TCNT value is transferred to TGRD by input capture orgital and TGRD is functioning as input capture register					[Setting condition]
 When 0 is written to TCFU after reading TCFU = 1 TCFV 0 R/(W)* Overflow Flag Status flag that indicates that TCNT overflow has occurred. [Setting condition] When the TCNT value overflows (changes from H'FFFF to H'0000) [Clearing condition] When 0 is written to TCFV after reading TCFV = 1 TGFD 0 R/(W)* Input Capture/Output Compare Flag D Status flag that indicates the occurrence of TGRD input capture or compare match in channels 0 and 3. In channels 1, 2, 4, and 5, bit 3 is reserved. It is always read as 0 and cannot be modified. [Setting conditions] When TCNT = TGRD and TGRD is functioning as output compare register When TCNT value is transferred to TGRD by input capture register 					
4 TCFV 0 R/(W)* Overflow Flag Status flag that indicates that TCNT overflow has occurred. [Setting condition] • When the TCNT value overflows (changes from H'FFFF to H'0000) [Clearing condition] • • When 0 is written to TCFV after reading TCFV = 1 3 TGFD 0 R/(W)* Input Capture/Output Compare Flag D Status flag that indicates the occurrence of TGRD input capture or compare match in channels 0 and 3. In channels 1, 2, 4, and 5, bit 3 is reserved. It is always read as 0 and cannot be modified. [Setting conditions] • When TCNT = TGRD and TGRD is functioning as output compare register • When TCNT value is transferred to TGRD by input capture signal and TGRD is functioning as input capture register					[Clearing condition]
Status flag that indicates that TCNT overflow has occurred. [Setting condition] • When the TCNT value overflows (changes from H'FFFF to H'0000) [Clearing condition] • When 0 is written to TCFV after reading TCFV = 1 3 TGFD 0 R/(W)* Input Capture/Output Compare Flag D Status flag that indicates the occurrence of TGRD input capture or compare match in channels 0 and 3. In channels 1, 2, 4, and 5, bit 3 is reserved. It is always read as 0 and cannot be modified. [Setting conditions] • When TCNT = TGRD and TGRD is functioning as output compare register • When TCNT value is transferred to TGRD by input capture signal and TGRD is functioning as input capture register					• When 0 is written to TCFU after reading TCFU = 1
occurred. [Setting condition] • When the TCNT value overflows (changes from H'FFFF to H'0000) [Clearing condition] • When 0 is written to TCFV after reading TCFV = 1 3 TGFD 0 R/(W)* Input Capture/Output Compare Flag D Status flag that indicates the occurrence of TGRD input capture or compare match in channels 0 and 3. In channels 1, 2, 4, and 5, bit 3 is reserved. It is always read as 0 and cannot be modified. [Setting conditions] • When TCNT = TGRD and TGRD is functioning as output compare register • When TCNT value is transferred to TGRD by input capture signal and TGRD is functioning as input capture register	4	TCFV	0	R/(W)*	Overflow Flag
 When the TCNT value overflows (changes from H'FFFF to H'0000) [Clearing condition] When 0 is written to TCFV after reading TCFV = 1 3 TGFD 0 R/(W)* Input Capture/Output Compare Flag D Status flag that indicates the occurrence of TGRD input capture or compare match in channels 0 and 3. In channels 1, 2, 4, and 5, bit 3 is reserved. It is always read as 0 and cannot be modified. [Setting conditions] When TCNT = TGRD and TGRD is functioning as output compare register When TCNT value is transferred to TGRD by input capture signal and TGRD is functioning as input capture register 					-
H'FFFF to H'0000) [Clearing condition] • When 0 is written to TCFV after reading TCFV = 1 3 TGFD 0 R/(W)* Input Capture/Output Compare Flag D Status flag that indicates the occurrence of TGRD input capture or compare match in channels 0 and 3. In channels 1, 2, 4, and 5, bit 3 is reserved. It is always read as 0 and cannot be modified. [Setting conditions] • When TCNT = TGRD and TGRD is functioning as output compare register • When TCNT value is transferred to TGRD by input capture signal and TGRD is functioning as input capture register					[Setting condition]
 When 0 is written to TCFV after reading TCFV = 1 3 TGFD 0 R/(W)* Input Capture/Output Compare Flag D Status flag that indicates the occurrence of TGRD input capture or compare match in channels 0 and 3. In channels 1, 2, 4, and 5, bit 3 is reserved. It is always read as 0 and cannot be modified. [Setting conditions] When TCNT = TGRD and TGRD is functioning as output compare register When TCNT value is transferred to TGRD by input capture signal and TGRD is functioning as input capture register 					
 3 TGFD 0 R/(W)* Input Capture/Output Compare Flag D Status flag that indicates the occurrence of TGRD input capture or compare match in channels 0 and 3. In channels 1, 2, 4, and 5, bit 3 is reserved. It is always read as 0 and cannot be modified. [Setting conditions] When TCNT = TGRD and TGRD is functioning as output compare register When TCNT value is transferred to TGRD by input capture signal and TGRD is functioning as input capture register 					[Clearing condition]
 Status flag that indicates the occurrence of TGRD input capture or compare match in channels 0 and 3. In channels 1, 2, 4, and 5, bit 3 is reserved. It is always read as 0 and cannot be modified. [Setting conditions] When TCNT = TGRD and TGRD is functioning as output compare register When TCNT value is transferred to TGRD by input capture signal and TGRD is functioning as input capture register 					• When 0 is written to TCFV after reading TCFV = 1
 capture or compare match in channels 0 and 3. In channels 1, 2, 4, and 5, bit 3 is reserved. It is always read as 0 and cannot be modified. [Setting conditions] When TCNT = TGRD and TGRD is functioning as output compare register When TCNT value is transferred to TGRD by input capture signal and TGRD is functioning as input capture register 	3	TGFD	0	R/(W)*	Input Capture/Output Compare Flag D
 read as 0 and cannot be modified. [Setting conditions] When TCNT = TGRD and TGRD is functioning as output compare register When TCNT value is transferred to TGRD by input capture signal and TGRD is functioning as input capture register 					
 When TCNT = TGRD and TGRD is functioning as output compare register When TCNT value is transferred to TGRD by input capture signal and TGRD is functioning as input capture register 					-
 output compare register When TCNT value is transferred to TGRD by input capture signal and TGRD is functioning as input capture register 					[Setting conditions]
capture signal and TGRD is functioning as input capture register					
[Clearing condition]					capture signal and TGRD is functioning as input
					[Clearing condition]
 When 0 is written to TGFD after reading TGFD = 1 					• When 0 is written to TGFD after reading TGFD = 1

Bit	Bit Name	Initial value	R/W	Description	
2	TGFC	0	R/(W)*	Input Capture/Output Compare Flag C	
				Status flag that indicates the occurrence of TGRC input capture or compare match in channels 0 and 3.	
				In channels 1, 2, 4, and 5, bit 2 is reserved. It is always read as 0 and cannot be modified.	
				[Setting conditions]	
				 When TCNT = TGRC and TGRC is functioning as output compare register 	
				 When TCNT value is transferred to TGRC by input capture signal and TGRC is functioning as input capture register 	
				[Clearing condition]	
				• When 0 is written to TGFC after reading TGFC = 1	
1	TGFB	0	R/(W)*	Input Capture/Output Compare Flag B	
				Status flag that indicates the occurrence of TGRB input capture or compare match.	
				[Setting conditions]	
				 When TCNT = TGRB and TGRB is functioning as output compare register 	
				 When TCNT value is transferred to TGRB by input capture signal and TGRB is functioning as input capture register 	
				[Clearing condition]	
				• When 0 is written to TGFB after reading TGFB = 1	
0	TGFA	0	R/(W)*	Input Capture/Output Compare Flag A	
				Status flag that indicates the occurrence of TGRA input capture or compare match.	
				[Setting conditions]	
				 When TCNT = TGRA and TGRA is functioning as output compare register 	
				• When TCNT value is transferred to TGRA by input capture signal and TGRA is functioning as input capture register	
				[Clearing condition]	
				• When 0 is written to TGFA after reading TGFA = 1	

RENESAS

Note: * Only 0 can be written for clearing the flag.



8.3.6 Timer Counter (TCNT)

The TCNT registers are 16-bit readable/writable counters. The TPU has six TCNT counters, one for each channel.

The TCNT counters are initialized to H'0000 by a reset, and in hardware standby mode.

The TCNT counters cannot be accessed in 8-bit units; they must always be accessed as a 16-bit unit.

8.3.7 Timer General Register (TGR)

The TGR registers are dual function 16-bit readable/writable registers, functioning as either output compare or input capture registers. The TPU has 16 TGR registers, four each for channels 0 and 3 and two each for channels 1, 2, 4, and 5. TGRC and TGRD for channels 0 and 3 can also be designated for operation as buffer registers. The TGR registers cannot be accessed in 8-bit units; they must always be accessed as a 16-bit unit. TGR buffer register combinations are TGRA–TGRC and TGRB–TGRD.

8.3.8 Timer Start Register (TSTR)

Bit	Bit Name	Initial value	R/W	Description
7, 6	_	All 0	_	Reserved
				The write value should always be 0.
5	CST5	0	R/W	Counter Start 5 to 0
4	CST4	0	R/W	These bits select operation or stoppage for TCNT.
3	CST3	0	R/W	If 0 is written to the CST bit during operation with the
2	CST2	0	R/W	TIOC pin designated for output, the counter stops but the TIOC pin output compare output level is retained. If
1	CST1	0	R/W	TIOR is written to when the CST bit is cleared to 0, the
0	CST0	0	R/W	pin output level will be changed to the set initial output value.
				0: TCNT_0 to TCNT_5 count operation is stopped
				1: TCNT_0 to TCNT_5 performs count operation

Renesas

TSTR selects the TCNT operation/stoppage for channels 0 to 5. When setting the operating mode in TMDR or setting the count clock in TCR, first stop the TCNT counter.

8.3.9 Timer Synchro Register (TSYR)

TSYR selects independent operation or synchronous operation for channels 0 to 5 TCNT counters. A channel performs synchronous operation when the corresponding bit in TSYR is set to 1.

Bit	Bit Name	Initial value	R/W	Description
7, 6	_	All 0	R/W	Reserved
				The write value should always be 0.
5	SYNC5	0	R/W	Timer Synchro 5 to 0
4	SYNC4	0	R/W	These bits are used to select whether operation is
3	SYNC3	0	R/W	independent of or synchronized with other channels.
2	SYNC2	0	R/W	When synchronous operation is selected, the TCNT
1	SYNC1	0	R/W	synchronous presetting of multiple channels, and synchronous clearing by counter clearing on another
0	SYNC0	0	R/W	channel, are possible.
				To set synchronous operation, the SYNC bits for at least two channels must be set to 1. To set synchronous clearing, in addition to the SYNC bit, the TCNT clearing source must also be set by means of bits CCLR0 to CCLR2 in TCR.
				0: TCNT_0 to TCNT_5 operates independently (TCNT presetting/clearing is unrelated to other channels)
				1: TCNT_0 to TCNT_5 performs synchronous operation (TCNT synchronous presetting/ synchronous clearing is possible)



8.4 Operation

8.4.1 Basic Functions

Each channel has a TCNT and TGR register. TCNT performs up-counting, and is also capable of free-running operation, synchronous counting, and external event counting.

Each TGR can be used as an input capture register or output compare register.

Counter Operation: When one of bits CST0 to CST5 is set to 1 in TSTR, the TCNT counter for the corresponding channel begins counting. TCNT can operate as a free-running counter, periodic counter, for example.

1. Example of count operation setting procedure

Figure 8.2 shows an example of the count operation setting procedure.




Figure 8.2 Example of Counter Operation Setting Procedure

2. Free-running count operation and periodic count operation

Immediately after a reset, the TPU's TCNT counters are all designated as free-running counters. When the relevant bit in TSTR is set to 1 the corresponding TCNT counter starts upcount operation as a free-running counter. When TCNT overflows (from H'FFFF to H'0000), the TCFV bit in TSR is set to 1. If the value of the corresponding TCIEV bit in TIER is 1 at this point, the TPU requests an interrupt. After overflow, TCNT starts counting up again from H'0000.





Figure 8.3 illustrates free-running counter operation.



When compare match is selected as the TCNT clearing source, the TCNT counter for the relevant channel performs periodic count operation. The TGR register for setting the period is designated as an output compare register, and counter clearing by compare match is selected by means of bits CCLR0 to CCLR2 in TCR. After the settings have been made, TCNT starts up-count operation as a periodic counter when the corresponding bit in TSTR is set to 1. When the count value matches the value in TGR, the TGF bit in TSR is set to 1 and TCNT is cleared to H'0000.

If the value of the corresponding TGIE bit in TIER is 1 at this point, the TPU requests an interrupt. After a compare match, TCNT starts counting up again from H'0000.

Figure 8.4 illustrates periodic counter operation.






Figure 8.4 Periodic Counter Operation

Waveform Output by Compare Match: The TPU can perform 0, 1, or toggle output from the corresponding output pin using compare match.

1. Example of setting procedure for waveform output by compare match

Figure 8.5 shows an example of the setting procedure for waveform output by compare match




Figure 8.5 Example of Setting Procedure for Waveform Output by Compare Match

2. Examples of waveform output operation

Figure 8.6 shows an example of 0 output/1 output.

In this example TCNT has been designated as a free-running counter, and settings have been made such that 1 is output by compare match A, and 0 is output by compare match B. When the set level and the pin level coincide, the pin level does not change.




Figure 8.6 Example of 0 Output/1 Output Operation

Figure 8.7 shows an example of toggle output.

In this example, TCNT has been designated as a periodic counter (with counter clearing on compare match B), and settings have been made such that the output is toggled by both compare match A and compare match B.




Figure 8.7 Example of Toggle Output Operation

Input Capture Function: The TCNT value can be transferred to TGR on detection of the TIOC pin input edge.

Rising edge, falling edge, or both edges can be selected as the detected edge. For channels 0, 1, 3, and 4, it is also possible to specify another channel's counter input clock or compare match signal as the input capture source.

- Note: When another channel's counter input clock is used as the input capture input for channels 0 and 3, $\phi/1$ should not be selected as the counter input clock used for input capture input. Input capture will not be generated if $\phi/1$ is selected.
- 1. Example of input capture operation setting procedure Figure 8.8 shows an example of the input capture operation setting procedure.




Figure 8.8 Example of Input Capture Operation Setting Procedure



2. Example of input capture operation

Figure 8.9 shows an example of input capture operation.

In this example both rising and falling edges have been selected as the TIOCA pin input capture input edge, the falling edge has been selected as the TIOCB pin input capture input edge, and counter clearing by TGRB input capture has been designated for TCNT.




Figure 8.9 Example of Input Capture Operation



In synchronous operation, the values in a number of TCNT counters can be rewritten simultaneously (synchronous presetting). Also, a number of TCNT counters can be cleared simultaneously by making the appropriate setting in TCR (synchronous clearing).

Synchronous operation enables TGR to be incremented with respect to a single time base.

Channels 0 to 5 can all be designated for synchronous operation.

Example of Synchronous Operation Setting Procedure: Figure 8.10 shows an example of the synchronous operation setting procedure.





Figure 8.10 Example of Synchronous Operation Setting Procedure

Example of Synchronous Operation: Figure 8.11 shows an example of synchronous operation.

In this example, synchronous operation and PWM mode 1 have been designated for channels 0 to 2, TGRB_0 compare match has been set as the channel 0 counter clearing source, and synchronous clearing has been set for the channel 1 and 2 counter clearing source.

Three-phase PWM waveforms are output from pins TIOC0A, TIOC1A, and TIOC2A. At this time, synchronous presetting and synchronous clearing by TGRB_0 compare match are performed for channel 0 to 2 TCNT counters, and the data set in TGRB_0 is used as the PWM cycle.



For details of PWM modes, see 8.4.5, PWM Modes.

Figure 8.11 Example of Synchronous Operation

8.4.3 Buffer Operation

Buffer operation, provided for channels 0 and 3, enables TGRC and TGRD to be used as buffer registers.

Buffer operation differs depending on whether TGR has been designated as an input capture register or as a compare match register.

Table 8.28 shows the register combinations used in buffer operation.



Channel	Timer General Register	Buffer Register
0	TGRA_0	TGRC_0
	TGRB_0	TGRD_0
3	TGRA_3	TGRC_3
	TGRB_3	TGRD_3

 Table 8.28
 Register Combinations in Buffer Operation

• When TGR is an output compare register

When a compare match occurs, the value in the buffer register for the corresponding channel is transferred to the timer general register.

This operation is illustrated in figure 8.12.




Figure 8.12 Compare Match Buffer Operation

• When TGR is an input capture register

When input capture occurs, the value in TCNT is transferred to TGR and the value previously held in the timer general register is transferred to the buffer register.

This operation is illustrated in figure 8.13.




Figure 8.13 Input Capture Buffer Operation



Example of Buffer Operation Setting Procedure: Figure 8.14 shows an example of the buffer operation setting procedure.




Figure 8.14 Example of Buffer Operation Setting Procedure

Examples of Buffer Operation

1. When TGR is an output compare register

Figure 8.15 shows an operation example in which PWM mode 1 has been designated for channel 0, and buffer operation has been designated for TGRA and TGRC. The settings used in this example are TCNT clearing by compare match B, 1 output at compare match A, and 0 output at compare match B.

As buffer operation has been set, when compare match A occurs the output changes and the value in buffer register TGRC is simultaneously transferred to timer general register TGRA. This operation is repeated each time that compare match A occurs.

For details of PWM modes, see 8.4.5, PWM Modes.






Figure 8.15 Example of Buffer Operation (1)

2. When TGR is an input capture register

Figure 8.16 shows an operation example in which TGRA has been designated as an input capture register, and buffer operation has been designated for TGRA and TGRC.

Counter clearing by TGRA input capture has been set for TCNT, and both rising and falling edges have been selected as the TIOCA pin input capture input edge.

As buffer operation has been set, when the TCNT value is stored in TGRA upon the occurrence of input capture A, the value previously stored in TGRA is simultaneously transferred to TGRC.




Figure 8.16 Example of Buffer Operation (2)



8.4.4 Cascaded Operation

In cascaded operation, two 16-bit counters for different channels are used together as a 32-bit counter.

This function works by counting the channel 1 (channel 4) counter clock upon overflow/underflow of TCNT_2 (TCNT_5) as set in bits TPSC0 to TPSC2 in TCR.

Underflow occurs only when the lower 16-bit TCNT is in phase-counting mode.

Table 8.29 shows the register combinations used in cascaded operation.

Note: When phase counting mode is set for channel 1 or 4, the counter clock setting is invalid and the counters operates independently in phase counting mode.

Table 8.29 Cascaded Combinations

Combination	Upper 16 Bits	Lower 16 Bits	
Channels 1 and 2	TCNT_1	TCNT_2	
Channels 4 and 5	TCNT_4	TCNT_5	

Example of Cascaded Operation Setting Procedure: Figure 8.17 shows an example of the setting procedure for cascaded operation.




Figure 8.17 Cascaded Operation Setting Procedure

Examples of Cascaded Operation: Figure 8.18 illustrates the operation when TCNT_2 overflow/underflow counting has been set for TCNT_1, when TGRA_1 and TGRA_2 have been designated as input capture registers, and when TIOC pin rising edge has been selected.

When a rising edge is input to the TIOCA1 and TIOCA2 pins simultaneously, the upper 16 bits of the 32-bit data are transferred to TGRA_1, and the lower 16 bits to TGRA_2.

RENESAS

Rev. 2.00, 05/04, page 161 of 442




Figure 8.18 Example of Cascaded Operation (1)

Figure 8.19 illustrates the operation when TCNT_2 overflow/underflow counting has been set for TCNT_1 and phase counting mode has been designated for channel 2.

TCNT_1 is incremented by TCNT_2 overflow and decremented by TCNT_2 underflow.




Figure 8.19 Example of Cascaded Operation (2)

8.4.5 PWM Modes

In PWM mode, PWM waveforms are output from the output pins. The output level can be selected as 0, 1, or toggle output in response to a compare match of each TGR.

TGR registers settings can be used to output a PWM waveform in the range of 0% to 100% duty.

Designating TGR compare match as the counter clearing source enables the period to be set in that register. All channels can be designated for PWM mode independently. Synchronous operation is also possible.

There are two PWM modes, as described below.

Rev. 2.00, 05/04, page 162 of 442



• PWM mode 1

PWM output is generated from the TIOCA and TIOCC pins by pairing TGRA with TGRB and TGRC with TGRD. The output specified by bits IOA0 to IOA3 and IOC0 to IOC3 in TIOR is output from the TIOCA and TIOCC pins at compare matches A and C, and the output specified by bits IOB0 to IOB3 and IOD0 to IOD3 in TIOR is output at compare matches B and D. The initial output value is the value set in TGRA or TGRC. If the set values of paired TGRs are identical, the output value does not change when a compare match occurs. In PWM mode 1, a maximum 8-phase PWM output is possible.

• PWM mode 2

PWM output is generated using one TGR as the cycle register and the others as duty registers. The output specified in TIOR is performed by means of compare matches. Upon counter clearing by a synchronization register compare match, the output value of each pin is the initial value set in TIOR. If the set values of the cycle and duty registers are identical, the output value does not change when a compare match occurs.

In PWM mode 2, a maximum 15-phase PWM output is possible in combination use with synchronous operation.

The correspondence between PWM output pins and registers is shown in table 8.30.

		(Output Pins	
Channel	Registers	PWM Mode 1	PWM Mode 2	
0	TGRA_0	TIOCA0	TIOCA0	
	TGRB_0		TIOCB0	
	TGRC_0	TIOCC0	TIOCC0	
	TGRD_0		TIOCD0	
1	TGRA_1	TIOCA1	TIOCA1	
	TGRB_1		TIOCB1	
2	TGRA_2	TIOCA2	TIOCA2	
	TGRB_2		TIOCB2	
3	TGRA_3	TIOCA3	TIOCA3	
	TGRB_3		TIOCB3	
	TGRC_3	TIOCC3	TIOCC3	
	TGRD_3		TIOCD3	
4	TGR4A_4	TIOCA4	TIOCA4	
	TGR4B_4		TIOCB4	
5	TGRA_5	TIOCA5	TIOCA5	
	TGRB_5		TIOCB5	

Table 8.30 PWM Output Registers and Output Pins

Note: In PWM mode 2, PWM output is not possible for the TGR register in which the period is set. Rev. 2.00, 05/04, page 163 of 442

Example of PWM Mode Setting Procedure: Figure 8.20 shows an example of the PWM mode setting procedure.




Figure 8.20 Example of PWM Mode Setting Procedure

Examples of PWM Mode Operation: Figure 8.21 shows an example of PWM mode 1 operation.

In this example, TGRA compare match is set as the TCNT clearing source, 0 is set for the TGRA initial output value and output value, and 1 is set as the TGRB output value.

In this case, the value set in TGRA is used as the period, and the values set in the TGRB registers are used as the duty levels.




Figure 8.21 Example of PWM Mode Operation (1)



Figure 8.22 shows an example of PWM mode 2 operation.

In this example, synchronous operation is designated for channels 0 and 1, TGRB_1 compare match is set as the TCNT clearing source, and 0 is set for the initial output value and 1 for the output value of the other TGR registers (TGRA_0 to TGRD_0, TGRA_1), outputting a 5-phase PWM waveform.

In this case, the value set in TGRB_1 is used as the cycle, and the values set in the other TGRs are used as the duty levels.




Figure 8.22 Example of PWM Mode Operation (2)






Figure 8.23 shows examples of PWM waveform output with 0% duty and 100% duty in PWM mode.

Figure 8.23 Example of PWM Mode Operation (3)

8.4.6 Phase Counting Mode

In phase counting mode, the phase difference between two external clock inputs is detected and TCNT is incremented/decremented accordingly. This mode can be set for channels 1, 2, 4, and 5.

When phase counting mode is set, an external clock is selected as the counter input clock and TCNT operates as an up/down-counter regardless of the setting of bits TPSC0 to TPSC2 and bits CKEG0 and CKEG1 in TCR. However, the functions of bits CCLR0 and CCLR1 in TCR, and of TIOR, TIER, and TGR, are valid, and input capture/compare match and interrupt functions can be used.

This can be used for two-phase encoder pulse input.

If overflow occurs when TCNT is counting up, the TCFV flag in TSR is set; if underflow occurs when TCNT is counting down, the TCFU flag is set.

The TCFD bit in TSR is the count direction flag. Reading the TCFD flag reveals whether TCNT is counting up or down.

Table 8.31 shows the correspondence between external clock pins and channels.

Table 8.31 Phase Counting Mode Clock Input Pins

	External Clock Pins		
Channels	A-Phase	B-Phase	
When channel 1 or 5 is set to phase counting mode	TCLKA	TCLKB	
When channel 2 or 4 is set to phase counting mode	TCLKC	TCLKD	

Example of Phase Counting Mode Setting Procedure: Figure 8.24 shows an example of the phase counting mode setting procedure.





Figure 8.24 Example of Phase Counting Mode Setting Procedure



Examples of Phase Counting Mode Operation: In phase counting mode, TCNT counts up or down according to the phase difference between two external clocks. There are four modes, according to the count conditions.

1. Phase counting mode 1

Figure 8.25 shows an example of phase counting mode 1 operation, and table 8.32 summarizes the TCNT up/down-count conditions.




Figure 8.25 Example of Phase Counting Mode 1 Operation

Table 8.32 Up/Down-Count Conditions in Phase Counting Mode 1

TCLKB (Channels 1 and 5) TCLKD (Channels 2 and 4)	Operation
Ŀ	Up-count
T_	
Low level	
High level	
Ĩ.	Down-count
Ŀ	
High level	
Low level	
	TCLKD (Channels 2 and 4)

RENESAS

Legend:

F: Rising edge

🚹 : Falling edge

2. Phase counting mode 2

Figure 8.26 shows an example of phase counting mode 2 operation, and table 8.33 summarizes the TCNT up/down-count conditions.




Figure 8.26 Example of Phase Counting Mode 2 Operation

Table 8.33	Up/Down-Count Conditions in Phase Counting Mode 2
-------------------	---

TCLKA (Channels 1 and 5) TCLKC (Channels 2 and 4)	TCLKB (Channels 1 and 5) TCLKD (Channels 2 and 4)	Operation
High level	Ŀ	Don't care
Low level	Ĩ.	Don't care
Ţ	Low level	Don't care
1	High level	Up-count
High level	Ĩ.	Don't care
Low level	_F	Don't care
Ţ	High level	Don't care
Ĩ.	Low level	Down-count

Legend:

_ : Rising edge

₹ : Falling edge



3. Phase counting mode 3

Figure 8.27 shows an example of phase counting mode 3 operation, and table 8.34 summarizes the TCNT up/down-count conditions.




Figure 8.27 Example of Phase Counting Mode 3 Operation

Table 8.34	Up/Down-Count Conditions in Phase Counting Mode 3
-------------------	---

TCLKA (Channels 1 and 5) TCLKC (Channels 2 and 4)	TCLKB (Channels 1 and 5) TCLKD (Channels 2 and 4)	Operation
High level	_	Don't care
Low level	Ĩ_	Don't care
Ţ	Low level	Don't care
L	High level	Up-count
High level	Ĩ.	Down-count
Low level	_	Don't care
Ţ	High level	Don't care
1	Low level	Don't care

RENESAS

Legend:

🖌 : Rising edge

Falling edge

Rev. 2.00, 05/04, page 170 of 442

4. Phase counting mode 4

Figure 8.28 shows an example of phase counting mode 4 operation, and table 8.35 summarizes the TCNT up/down-count conditions.




Figure 8.28 Example of Phase Counting Mode 4 Operation

Table 8.35	Up/Down-Count Conditions in Phase Counting Mode 4
-------------------	---

TCLKA (Channels 1 and 5) TCLKC (Channels 2 and 4)	TCLKB (Channels 1 and 5) TCLKD (Channels 2 and 4)	Operation
High level	Ŀ	Up-count
Low level	Ĩ.	
Ţ	Low level	Don't care
L	High level	
High level	Ĩ.	Down-count
Low level		
Ţ	High level	Don't care
T_	Low level	

Legend:

_ : Rising edge

📜 : Falling edge



Phase Counting Mode Application Example: Figure 8.29 shows an example in which channel 1 is in phase counting mode, and channel 1 is coupled with channel 0 to input servo motor 2-phase encoder pulses in order to detect position or speed.

Channel 1 is set to phase counting mode 1, and the encoder pulse A-phase and B-phase are input to TCLKA and TCLKB.

Channel 0 operates with TCNT counter clearing by TGRC_0 compare match; TGRA_0 and TGRC_0 are used for the compare match function and are set with the speed control period and position control period. TGRB_0 is used for input capture, with TGRB_0 and TGRD_0 operating in buffer mode. The channel 1 counter input clock is designated as the TGRB_0 input capture source, and the pulse widths of 2-phase encoder 4-multiplication pulses are detected.

TGRA_1 and TGRB_1 for channel 1 are designated for input capture, and channel 0 TGRA_0 and TGRC_0 compare matches are selected as the input capture source and store the up/down-counter values for the control periods.

This procedure enables the accurate detection of position and speed.






Figure 8.29 Phase Counting Mode Application Example

8.5 Interrupts

There are three kinds of TPU interrupt source; TGR input capture/compare match, TCNT overflow, and TCNT underflow. Each interrupt source has its own status flag and enable/disabled bit, allowing the generation of interrupt request signals to be enabled or disabled individually.

When an interrupt request is generated, the corresponding status flag in TSR is set to 1. If the corresponding enable/disable bit in TIER is set to 1 at this time, an interrupt is requested. The interrupt request is cleared by clearing the status flag to 0.

Relative channel priorities can be changed by the interrupt controller, however the priority order within a channel is fixed. For details, see section 5, Interrupt Controller.

Table 8.36 lists the TPU interrupt sources.



Table 8.36TPU Interrupts

Channel	Name	Interrupt Source	Interrupt Flag
0	TGI0A	TGRA_0 input capture/compare match	TGFA_0
	TGI0B	TGRB_0 input capture/compare match	TGFB_0
	TGI0C	TGRC_0 input capture/compare match	TGFC_0
	TGI0D	TGRD_0 input capture/compare match	TGFD_0
	TCI0V	TCNT_0 overflow	TCFV_0
1	TGI1A	TGRA_1 input capture/compare match	TGFA_1
	TGI1B	TGRB_1 input capture/compare match	TGFB_1
	TCI1V	TCNT_1 overflow	TCFV_1
	TCI1U	TCNT_1 underflow	TCFU_1
2	TGI2A	TGRA_2 input capture/compare match	TGFA_2
	TGI2B	TGRB_2 input capture/compare match	TGFB_2
	TCI2V	TCNT_2 overflow	TCFV_2
	TCI2U	TCNT_2 underflow	TCFU_2
3	TGI3A	TGRA_3 input capture/compare match	TGFA_3
	TGI3B	TGRB_3 input capture/compare match	TGFB_3
	TGI3C	TGRC_3 input capture/compare match	TGFC_3
	TGI3D	TGRD_3 input capture/compare match	TGFD_3
	TCI3V	TCNT_3 overflow	TCFV_3
4	TGI4A	TGRA_4 input capture/compare match	TGFA_4
	TGI4B	TGRB_4 input capture/compare match	TGFB_4
	TCI4V	TCNT_4 overflow	TCFV_4
	TCI4U	TCNT_4 underflow	TCFU_4
5	TGI5A	TGRA_5 input capture/compare match	TGFA_5
	TGI5B	TGRB_5 input capture/compare match	TGFB_5
	TCI5V	TCNT_5 overflow	TCFV_5
	TCI5U	TCNT_5 underflow	TCFU_5

Note: This table shows the initial state immediately after a reset. The relative channel priorities can be changed by the interrupt controller.

Input Capture/Compare Match Interrupt: An interrupt is requested if the TGIE bit in TIER is set to 1 when the TGF flag in TSR is set to 1 by the occurrence of a TGR input capture/compare match on a particular channel. The interrupt request is cleared by clearing the TGF flag to 0. The TPU has 16 input capture/compare match interrupts, four each for channels 0 and 3, and two each for channels 1, 2, 4, and 5.

Overflow Interrupt: An interrupt is requested if the TCIEV bit in TIER is set to 1 when the TCFV flag in TSR is set to 1 by the occurrence of TCNT overflow on a channel. The interrupt request is cleared by clearing the TCFV flag to 0. The TPU has six overflow interrupts, one for each channel.

Underflow Interrupt: An interrupt is requested if the TCIEU bit in TIER is set to 1 when the TCFU flag in TSR is set to 1 by the occurrence of TCNT underflow on a channel. The interrupt request is cleared by clearing the TCFU flag to 0. The TPU has four underflow interrupts, one each for channels 1, 2, 4, and 5.

8.6 A/D Converter Activation

The A/D converter can be activated by the TGRA input capture/compare match for a channel.

If the TTGE bit in TIER is set to 1 when the TGFA flag in TSR is set to 1 by the occurrence of a TGRA input capture/compare match on a particular channel, a request to begin A/D conversion is sent to the A/D converter. If the TPU conversion start trigger has been selected on the A/D converter side at this time, A/D conversion is begun.

In the TPU, a total of six TGRA input capture/compare match interrupts can be used as A/D converter conversion start sources, one for each channel.



8.7 Operation Timing

8.7.1 Input/Output Timing

TCNT Count Timing: Figure 8.30 shows TCNT count timing in internal clock operation, and figure 8.31 shows TCNT count timing in external clock operation.




Figure 8.30 Count Timing in Internal Clock Operation




Figure 8.31 Count Timing in External Clock Operation

Output Compare Output Timing: A compare match signal is generated in the final state in which TCNT and TGR match (the point at which the count value matched by TCNT is updated). When a compare match signal is generated, the output value set in TIOR is output at the output compare output pin. After a match between TCNT and TGR, the compare match signal is not generated until the TCNT input clock is generated.

Renesas

Figure 8.32 shows output compare output timing.

Rev. 2.00, 05/04, page 176 of 442




Figure 8.32 Output Compare Output Timing

Input Capture Signal Timing: Figure 8.33 shows input capture signal timing.




Figure 8.33 Input Capture Input Signal Timing



Timing for Counter Clearing by Compare Match/Input Capture: Figure 8.34 shows the timing when counter clearing on compare match is specified, and figure 8.35 shows the timing when counter clearing on input capture is specified.




Figure 8.34 Counter Clear Timing (Compare Match)






Figure 8.35 Counter Clear Timing (Input Capture)












Figure 8.37 Buffer Operation Timing (Input Capture)



TGF Flag Setting Timing in Case of Compare Match: Figure 8.38 shows the timing for setting of the TGF flag in TSR on compare match, and TGI interrupt request signal timing.




Figure 8.38 TGI Interrupt Timing (Compare Match)

TGF Flag Setting Timing in Case of Input Capture: Figure 8.39 shows the timing for setting of the TGF flag in TSR on input capture, and TGI interrupt request signal timing.




Figure 8.39 TGI Interrupt Timing (Input Capture)



TCFV Flag/TCFU Flag Setting Timing: Figure 8.40 shows the timing for setting of the TCFV flag in TSR on overflow, and TCIV interrupt request signal timing.

Figure 8.41 shows the timing for setting of the TCFU flag in TSR on underflow, and TCIU interrupt request signal timing.




Figure 8.40 TCIV Interrupt Setting Timing

φ	
TCNT input clock	
TCNT (underflow)	H'0000 H'FFF
Underflow signal	
TCFU flag	
TCIU interrupt	

Figure 8.41 TCIU Interrupt Setting Timing



Status Flag Clearing Timing: After a status flag is read as 1 by the CPU, it is cleared by writing 0 to it. Figure 8.42 shows the timing for status flag clearing by the CPU.




Figure 8.42 Timing for Status Flag Clearing by CPU

Rev. 2.00, 05/04, page 182 of 442



8.8 Usage Notes

8.8.1 Module Stop Mode Setting

TPU operation can be disabled or enabled using the module stop control register. The initial setting is for TPU operation to be halted. Register access is enabled by clearing module stop mode. For details, refer to section 16, Power-Down Modes.

8.8.2 Input Clock Restrictions

The input clock pulse width must be at least 1.5 states in the case of single-edge detection, and at least 2.5 states in the case of both-edge detection. The TPU will not operate properly at narrower pulse widths.

In phase counting mode, the phase difference and overlap between the two input clocks must be at least 1.5 states, and the pulse width must be at least 2.5 states. Figure 8.43 shows the input clock conditions in phase counting mode.




Figure 8.43 Phase Difference, Overlap, and Pulse Width in Phase Counting Mode



8.8.3 Caution on Period Setting

When counter clearing on compare match is set, TCNT is cleared in the final state in which it matches the TGR value (the point at which the count value matched by TCNT is updated). Consequently, the actual counter frequency is given by the following formula.

$$f = \frac{\phi}{(N+1)}$$

Where f : Counter frequency

 ϕ : Operating frequency

N : TGR set value

8.8.4 Contention between TCNT Write and Clear Operations

If the counter clear signal is generated in the T_2 state of a TCNT write cycle, TCNT clearing takes precedence and the TCNT write is not performed.

Figure 8.44 shows the timing in this case.






Figure 8.44 Contention between TCNT Write and Clear Operations

RENESAS

8.8.5 Contention between TCNT Write and Increment Operations

If incrementing occurs in the T_2 state of a TCNT write cycle, the TCNT write takes precedence and TCNT is not incremented.







8.8.6 Contention between TGR Write and Compare Match

If a compare match occurs in the T_2 state of a TGR write cycle, the TGR write takes precedence and the compare match signal is prohibited. A compare match does not occur even if the previous value is written.

Figure 8.46 shows the timing in this case.






Figure 8.46 Contention between TGR Write and Compare Match

8.8.7 Contention between Buffer Register Write and Compare Match

If a compare match occurs in the T_2 state of a TGR write cycle, the data that is transferred to TGR by the buffer operation will be that in the buffer prior to the write.

Figure 8.47 shows the timing in this case.




Figure 8.47 Contention between Buffer Register Write and Compare Match



8.8.8 Contention between TGR Read and Input Capture

If an input capture signal is generated in the T_1 state of a TGR read cycle, the data that is read will be that in the buffer after input capture transfer.

Figure 8.48 shows the timing in this case.





Figure 8.48 Contention between TGR Read and Input Capture

8.8.9 Contention between TGR Write and Input Capture

If an input capture signal is generated in the T_2 state of a TGR write cycle, the input capture operation takes precedence and the write to TGR is not performed.

Figure 8.49 shows the timing in this case.







8.8.10 Contention between Buffer Register Write and Input Capture

If an input capture signal is generated in the T_2 state of a buffer register write cycle, the buffer operation takes precedence and the write to the buffer register is not performed.

Figure 8.50 shows the timing in this case.




Figure 8.50 Contention between Buffer Register Write and Input Capture



8.8.11 Contention between Overflow/Underflow and Counter Clearing

If overflow/underflow and counter clearing occur simultaneously, the TCFV/TCFU flag in TSR is not set and TCNT clearing takes precedence.

Figure 8.51 shows the operation timing when a TGR compare match is specified as the clearing source, and when H'FFFF is set in TGR.




Figure 8.51 Contention between Overflow and Counter Clearing



8.8.12 Contention between TCNT Write and Overflow/Underflow

If there is an up-count or down-count in the T_2 state of a TCNT write cycle, and overflow/underflow occurs, the TCNT write takes precedence and the TCFV/TCFU flag in TSR is not set.

Figure 8.52 shows the operation timing when there is contention between TCNT write and overflow.




Figure 8.52 Contention between TCNT Write and Overflow

8.8.13 Multiplexing of I/O Pins

In this LSI, the TCLKA input pin is multiplexed with the TIOCC0 I/O pin, the TCLKB input pin with the TIOCD0 I/O pin, the TCLKC input pin with the TIOCB1 I/O pin, and the TCLKD input pin with the TIOCB2 I/O pin. When an external clock is input, compare match output should not be performed from a multiplexed pin.

8.8.14 Interrupts in Module Stop Mode

If module stop mode is entered when an interrupt has been requested, it will not be possible to clear the CPU interrupt source. Interrupts should therefore be disabled before entering module stop mode.

Rev. 2.00, 05/04, page 190 of 442



Section 9 Watchdog Timer

The watchdog timer (WDT_0, WDT_1) is an 8-bit timer that can generate an internal reset signal for this LSI if a system crash prevents the CPU from writing to the timer counter, thus allowing it to overflow.

When this watchdog function is not needed, the WDT can be used as an interval timer. In interval timer operation, an interval timer interrupt is generated each time the counter overflows.

The block diagram of the WDT_0 is shown in figure 9.1. The block diagram of the WDT_1 is shown in figure 9.2.

9.1 Features

- Selectable from eight counter input clocks.
- Switchable between watchdog timer mode and interval timer mode

In watchdog timer mode

• If the counter overflows, it is possible to select whether this LSI is internally reset or the WDT generates an internal NMI interrupt.

In interval timer mode

• If the counter overflows, the WDT generates an interval timer interrupt (WOVI).






Figure 9.1 Block Diagram of WDT_0




Figure 9.2 Block Diagram of WDT_1

RENESAS

9.2 **Register Descriptions**

The WDT has the following three registers. To prevent accidental overwriting, TCSR, TCNT, and RSTCSR have to be written to by a different method to normal registers. For details, see 9.5.1, Notes on Register Access.

- Timer control/status register_0 (TCSR_0)
- Timer counter_0 (TCNT_0)
- Timer control/status register_1 (TCSR_1)
- Timer counter_1 (TCNT_1)
- Reset control/status register (RSTCSR)

9.2.1 Timer Counter 0 and 1 (TCNT_0 and TCNT_1)

TCNT is an 8-bit readable/writable up-counter. TCNT is initialized to H'00 by a reset, when the TME bit in TCSR is cleared to 0.

9.2.2 Timer Control/Status Register 0 and 1 (TCSR_0 and TCSR_1)

TCSR selects the clock source to be input to TCNT, and selecting the timer mode.

• TCSR_0

Bit	Bit Name	Initial Value	R/W	Description
7	OVF	0	R/(W)*	Overflow Flag
				Indicates that TCNT has overflowed. Only a write of 0 is permitted, to clear the flag.
				[Setting condition]
				• When TCNT overflows (changes from H'FF to H'00)
				When internal reset request generation is selected in watchdog timer mode, OVF is cleared automatically by the internal reset.
				[Clearing condition]
				 Cleared by reading TCSR when OVF = 1, then writing 0 to OVF
6	WT/IT	0	R/W	Timer Mode Select
				Selects whether the WDT is used as a watchdog timer or interval timer.
				0: Interval timer mode
				1: Watchdog timer mode



Bit	Bit Name	Initial Value	R/W	Description
5	TME	0	R/W	Timer Enable
				When this bit is set to 1, TCNT starts counting. When this bit is cleared, TCNT stops counting and is initialized to H'00.
4	_	1	_	Reserved
3	—	1	—	These bits are always read as 1 and cannot be modified.
2	CKS2	0	R/W	Clock Select 0 to 2
1	CKS1	0	R/W	Selects the clock source to be input to TCNT. The
0	CKS0	0	R/W	overflow frequency for $\phi = 20$ MHz is enclosed in parentheses.
				000: Clock φ/2 (frequency: 25.6 μs)
				001: Clock φ/64 (frequency: 819.2 μs)
				010: Clock ø/128 (frequency: 1.6 ms)
				011: Clock ø/512 (frequency: 6.6 ms)
				100: Clock
				101: Clock ø/8192 (frequency: 104.9 ms)
				110: Clock ø/32768 (frequency: 419.4 ms)
				111: Clock ø/131072 (frequency: 1.68 s)

Note: * Only 0 can be written for flag clearing.

• TCSR_1

		Initial		
Bit	Bit Name	Value	R/W	Description
7	OVF	0	R/(W)*	Overflow Flag
				Indicates that TCNT has overflowed from H'FF to H'00. Only a write of 0 is permitted, to clear the flag.
				[Setting condition]
				• When TCNT overflows (changes from H'FF to H'00)
				When internal reset request generation is selected in watchdog timer mode, OVF is cleared automatically by the internal reset.
				[Clearing condition]
				 Cleared by reading TCSR when OVF = 1, then writing 0 to OVF

RENESAS

		Initial		
Bit	Bit Name	Value	R/W	Description
6	WT/IT	0	R/W	Timer Mode Select
				Selects whether the WDT is used as a watchdog timer or interval timer.
				0: Interval timer mode
				1: Watchdog timer mode
5	TME	0	R/W	Timer Enable
				When this bit is set to 1, TCNT starts counting. When this bit is cleared, TCNT stops counting and is initialized to H'00.
4	PSS	0	R/W	Prescaler Select
				Selects the clock source to be input to TCNT.
				 0: Counts the divided clock of
				 Counts the divided clock of
3	RST/NMI	0	R/W	Reset or NMI
				Selects whether an internal reset request or an NMI interrupt request when the TCNT overflows during the watchdog timer mode.
				0: NMI interrupt request
				1: Internal reset request



		Initial			
Bit	Bit Name	Value	R/W	Description	
2	CKS2	0	R/W	Clock Select 2 to 0	
1	CKS1	0	R/W	Selects the clock source to be input to TCNT. The	
0	CKS0	0	R/W	overflow cycle for $\phi = 20$ MHz (5-MHz input to this LSI multiplied by four, and ϕ SUB = 39.1 kHz) is enclosed in parentheses. The overflow cycle is the period from which TCNT starts counting and until it overflows.	
				When PSS = 0:	
				000: φ/2 (cycle: 25.6 μs)	
				001:	
				010:	
				011: φ/512 (cycle: 6.6 ms)	
				100: φ/2048 (cycle: 26.2 ms)	
				101: φ/8192 (cycle: 104.9 ms)	
				110: φ/32768 (cycle: 419.4 ms)	
				111: φ/131072 (cycle: 1.68s)	
				When PSS = 1:	
				000: φSUB/2 (cycle: 13.1 ms)	
				001:	
				010: φSUB/8 (cycle: 52.4 ms)	
				011:	
				100:	
				101:	
				110:	
				111: φSUB/256 (cycle: 1.6777 s)	

Note: * Only 0 can be written for flag clearing.



9.2.3 Reset Control/Status Register (RSTCSR)

RSTCSR controls the generation of the internal reset signal when TCNT overflows, and selects the type of internal reset signal. RSTCSR is initialized to H'1F by a reset signal from the $\overline{\text{RES}}$ pin, and not by the WDT internal reset signal caused by overflows.

Bit	Bit Name	Initial Value	R/W	Description
7	WOVF	0	R/(W)*	Watchdog Overflow Flag
				This bit is set when TCNT overflows in watchdog timer mode. This bit cannot be set in interval timer mode, and only 0 can be written.
				[Setting condition]
				Set when TCNT overflows (changed from H'FF to H'00) in watchdog timer mode
				[Clearing condition]
				Cleared by reading RSTCSR when WOVF = 1, and then writing 0 to WOVF
6	RSTE	0	R/W	Reset Enable
				Specifies whether or not a reset signal is generated in the chip if TCNT overflows during watchdog timer operation.
				0: Reset signal is not generated even if TCNT overflows (Though this LSI is not reset, TCNT and TCSR in WDT are reset)
				1: Reset signal is generated if TCNT overflows
5	RSTS	0	R/W	Reset Select
				Selects the internal reset type to be generated if TCNT overflows during watchdog timer operation.
				0: Power-on reset
				1: Setting prohibited
4 to 0	_	All 1	_	Reserved
				These bits are always read as 1 and cannot be modified.

Note: * Only 0 can be written for flag clearing.



9.3 Operation

9.3.1 Watchdog Timer Mode

To use the WDT as a watchdog timer, set the WT/\overline{IT} bit in TCSR and the TME bit to 1.

When the WDT is used as a watchdog timer, and if TCNT overflows without being rewritten because of a system malfunction or other error, a WDTOVF signal is output.

TCNT does not overflow while the system is operating normally. Software must prevent TCNT overflows by rewriting the TCNT value (normally be writing H'00) before overflows occurs.

In watchdog timer mode, the WDT can internally reset this LSI with a WDTOVF signal.

When the RSTE bit of the RSTCSR is set to 1, and if the TCNT overflows, an internal reset signal for this LSI is issued at the same time as a WDTOVF signal. In this case, select power-on reset by setting the RSTS bit of the RSTCSR to 0.

If a reset caused by a signal input to the $\overline{\text{RES}}$ pin occurs at the same time as a reset caused by a WDT overflow, the $\overline{\text{RES}}$ pin reset has priority and the WOVF bit in RSTCSR is cleared to 0.

The WDTOVF signal is output for 132 states when the RSTE bit = 1 of RSTCSR, and for 130 states when the RSTE bit = 0.

When the TCNT overflows in watchdog timer mode, the WOVF bit of the RSTCSR is set to 1.

If the RSTE bit of the RSTCSR has been set to 1, an internal reset signal for the entire LSI is generated at TCNT overflow.






Figure 9.3 (a) WDT_0 Operation in Watchdog Timer Mode




Figure 9.3 (b) WDT_1 Operation in Watchdog Timer Mode

RENESAS

Rev. 2.00, 05/04, page 199 of 442

9.3.2 Interval Timer Mode

When the WDT is used as an interval timer, an interval timer interrupt (WOVI) is generated each time the TCNT overflows. Therefore, an interrupt can be generated at intervals.

When the TCNT overflows in interval timer mode, an interval timer interrupt (WOVI) is requested at the time the OVF bit of the TCSR is set to 1.




Figure 9.4 Operation in Interval Timer Mode



9.4 Interrupts

During interval timer mode operation, an overflow generates an interval timer interrupt (WOVI). The interval timer interrupt is requested whenever the OVF flag is set to 1 in TCSR. OVF must be cleared to 0 in the interrupt handling routine.

If an NMI interrupt request has been chosen in watchdog timer mode, an NMI interrupt request is generated when the TCNT overflows.

Name	Interrupt Source	Interrupt Flag
WOVI	TCNT overflow (interval timer mode)	OVF
NMI	TCNT overflow (watchdog timer mode)	OVF

Table 9.1WDT Interrupt Source

9.5 Usage Notes

9.5.1 Notes on Register Access

The watchdog timer's TCNT, TCSR, and RSTCSR registers differ from other registers in being more difficult to write to. The procedures for writing to and reading these registers are given below.

Writing to TCNT, TCSR, and RSTCSR

These registers must be written to by a word transfer instruction. They cannot be written to by a byte transfer instruction.


TCNT and TCSR both have the same write address. Therefore, the relative condition shown in figure 9.5 needs to be satisfied in order to write to TCNT or TCSR. The transfer instruction writes the lower byte data to TCNT or TCSR according to the satisfied condition.

To write to RSTCSR, execute a word transfer instruction for address H'FF76. A byte transfer instruction cannot write to RSTCSR.

The method of writing 0 to the WOVF bit differs from that of writing to the RSTE and RSTS bits. To write 0 to the WOVF bit, satisfy the condition shown in figure 9.5. If satisfied, the transfer instruction clears the WOVF bit to 0, but has no effect on the RSTE and RSTS bits. To write to the RSTE and RSTS bits, satisfy the condition shown in figure 9.5. If satisfied, the transfer instruction writes the values in bits 5 and 6 of the lower byte into the RSTE and RSTS bits, respectively, but has no effect on the WOVF bit.



Rev. 2.00, 05/04, page 201 of 442





Reading TCNT, TCSR, and RSTCSR (WDT0)

These registers are read in the same way as other registers. The read addresses are H'FF74 for TCSR, H'FF75 for TCNT, and H'FF77 for RSTCSR.

9.5.2 Contention between Timer Counter (TCNT) Write and Increment

If a timer counter clock pulse is generated during the T_2 state of a TCNT write cycle, the write takes priority and the timer counter is not incremented. Figure 9.6 shows this operation.




Figure 9.6 Contention between TCNT Write and Increment



9.5.3 Changing Value of CKS2 to CKS0

If bits CKS0 to CKS2 in TCSR are written to while the WDT is operating, errors could occur in the incrementation. Software must be used to stop the watchdog timer (by clearing the TME bit to 0) before changing the value of bits CKS0 to CKS2.

9.5.4 Switching between Watchdog Timer Mode and Interval Timer Mode

If the mode is switched from watchdog timer to interval timer while the WDT is operating, errors could occur in the incrementation. Software must be used to stop the watchdog timer (by clearing the TME bit to 0) before switching the mode.

9.5.5 Internal Reset in Watchdog Timer Mode

This LSI is not reset internally if TCNT overflows while the RSTE bit is cleared to 0 during watchdog timer operation, however TCNT and TCSR of the WDT are reset.

TCNT, TCSR, or RSTCR cannot be written to for 132 states following an overflow. During this period, any attempt to read the WOVF flag is not acknowledged. Accordingly, wait 132 states after overflow to write 0 to the WOVF flag for clearing.

9.5.6 OVF Flag Clearing in Interval Timer Mode

When setting of the OVF flag is in contention with reading of the OVF flag in interval timer mode, the OVF flag may not be cleared even when 0 is written to it after the OVF flag has been read as 1. When there is a possibility of contention between the setting and reading of the OVF flag when the OVF flag is polled while the interval timer interrupt is disabled, 0 should be only written to the OVF after reading the OVF at least twice in its '1' state to ensure clearing of the flag.



Rev. 2.00, 05/04, page 204 of 442



Section 10 Serial Communication Interface (SCI)

This LSI has three independent serial communication interface (SCI) channels. The SCI can handle both asynchronous and clocked synchronous serial communication. Serial data communication can be carried out using standard asynchronous communication chips such as a Universal Asynchronous Receiver/Transmitter (UART) or an Asynchronous Communication Interface Adapter (ACIA). A function is also provided for serial communication between processors (multiprocessor communication function). The SCI also supports an IC card (Smart Card) interface conforming to ISO/IEC 7816-3 (Identification Card) as a serial communication interface extension function.

Figure 10.1 shows a block diagram of the SCI.

10.1 Features

- Choice of asynchronous or clocked synchronous serial communication mode
- Full-duplex communication capability

The transmitter and receiver are mutually independent, enabling transmission and reception to be executed simultaneously.

Double-buffering is used in both the transmitter and the receiver, enabling continuous transmission and continuous reception of serial data.

- On-chip baud rate generator allows any bit rate to be selected External clock can be selected as a transfer clock source (except for in Smart Card interface mode).
- Choice of LSB-first or MSB-first transfer (except in the case of asynchronous mode 7-bit data)
- Four interrupt sources

Transmit-end, transmit-data-empty, receive-data-full, and receive error — that can issue requests.

• Module stop mode can be set

Asynchronous mode:

- Data length: 7 or 8 bits
- Stop bit length: 1 or 2 bits
- Parity: Even, odd, or none
- Receive error detection: Parity, overrun, and framing errors
- Break detection: Break can be detected by reading the RxD pin level directly in the case of a framing error

RENESAS

Clocked synchronous mode:

- Data length: 8 bits
- Receive error detection: Overrun errors detected

Smart Card interface:

- Automatic transmission of error signal (parity error) in receive mode
- Error signal detection and automatic data retransmission in transmit mode
- Direct convention and inverse convention both supported




Figure 10.1 Block Diagram of SCI

RENESAS

10.2 Input/Output Pins

Table 10.1 shows the serial pins for each SCI channel.

Channel	Pin Name*	I/O	Function
0	SCK0	I/O	SCI0 clock input/output
	RxD0	Input	SCI0 receive data input
	TxD0	Output	SCI0 transmit data output
1	SCK1	I/O	SCI1 clock input/output
	RxD1	Input	SCI1 receive data input
	TxD1	Output	SCI1 transmit data output
2	SCK2	I/O	SCI2 clock input/output
	RxD2	Input	SCI2 receive data input
	TxD2	Output	SCI2 transmit data output

Table 10.1 Pin Configuration

Note: * Pin names SCK, RxD, and TxD are used in the text for all channels, omitting the channel designation.

10.3 Register Descriptions

The SCI has the following registers for each channel. The serial mode register (SMR), serial status register (SSR), and serial control register (SCR) are described separately for normal serial communication interface mode and Smart Card interface mode because their bit functions differ in part.

- Receive shift register (RSR)
- Receive data register (RDR)
- Transmit data register (TDR)
- Transmit shift register (TSR)
- Serial mode register (SMR)
- Serial control register (SCR)
- Serial status register (SSR)
- Smart Card mode register (SCMR)
- Bit rate register (BRR)



10.3.1 Receive Shift Register (RSR)

RSR is a shift register that is used to receive serial data input to the RxD pin and convert it into parallel data. When one byte of data has been received, it is transferred to RDR automatically. RSR cannot be directly accessed by the CPU.

10.3.2 Receive Data Register (RDR)


RDR is an 8-bit register that stores received data. When the SCI has received one byte of serial data, it transfers the received serial data from RSR to RDR, where it is stored. After this, RSR is receive-enabled. As RSR and RDR function as a double buffer in this way, continuous receive operations are possible. After confirming that the RDRF bit in SSR is set to 1, read RDR only once. RDR cannot be written to by the CPU.

10.3.3 Transmit Data Register (TDR)

TDR is an 8-bit register that stores data for transmission. When the SCI detects that TSR is empty, it transfers the transmit data written in TDR to TSR and starts transmission. The double-buffered structure of TDR and TSR enables continuous serial transmission. If the next transmit data has already been written to TDR during serial transmission, the SCI transfers the written data to TSR to continue transmission. Although TDR can be read or written to by the CPU at all times, to achieve reliable serial transmission, write transmit data to TDR only once after confirming that the TDRE bit in SSR is set to 1.

10.3.4 Transmit Shift Register (TSR)

TSR is a shift register that transmits serial data. To perform serial data transmission, the SCI first transfers transmit data from TDR to TSR, then sends the data to the TxD pin. TSR cannot be directly accessed by the CPU.





10.3.5 Serial Mode Register (SMR)

SMR is used to set the SCI's serial transfer format and select the baud rate generator clock source.

Some bit functions of SMR differ between normal serial communication interface mode and Smart Card interface mode.

Bit	Bit Name	Initial Value	R/W	Description
7	C/Ā	0	R/W	Communication Mode
				0: Asynchronous mode
				1: Clocked synchronous mode
6	CHR	0	R/W	Character Length (enabled only in asynchronous mode)
				0: Selects 8 bits as the data length.
				 Selects 7 bits as the data length. LSB-first is fixed and the MSB of TDR is not transmitted in transmission.
				In clocked synchronous mode, a fixed data length of 8 bits is used.
5	PE	0	R/W	Parity Enable (enabled only in asynchronous mode)
				When this bit is set to 1, the parity bit is added to transmit data before transmission, and the parity bit is checked in reception. For a multiprocessor format, parity bit addition and checking are not performed regardless of the PE bit setting.
4	O/E	0	R/W	Parity Mode (enabled only when the PE bit is 1 in asynchronous mode)
				0: Selects even parity.
				1: Selects odd parity.
3	STOP	0	R/W	Stop Bit Length (enabled only in asynchronous mode)
				Selects the stop bit length in transmission.
				0: 1 stop bit
				1: 2 stop bits
				In reception, only the first stop bit is checked. If the second stop bit is 0, it is treated as the start bit of the next transmit character.

• Normal Serial Communication Interface Mode (When SMIF in SCMR is 0)



Bit	Bit Name	Initial Value	R/W	Description
2	MP	0	R/W	Multiprocessor Mode (enabled only in asynchronous mode)
				When this bit is set to 1, the multiprocessor communication function is enabled. The PE bit and O/\overline{E} bit settings are invalid in multiprocessor mode.
1	CKS1	0	R/W	Clock Select 1 and 0
0	CKS0	0	R/W	These bits select the clock source for the baud rate generator.
				00:
				01: φ/4 clock (n = 1)
				10: φ/16 clock (n = 2)
				11: φ/64 clock (n = 3)
				For the relationship between the bit rate register setting and the baud rate, see 10.3.9, Bit Rate Register (BRR). n is the decimal representation of the value of n in BRR (see 10.3.9, Bit Rate Register (BRR)).

• Smart Card Interface Mode (When SMIF in SCMR is 1)

Bit	Bit Name	Initial Value	R/W	Description
7	GM	0	R/W	GSM Mode
				When this bit is set to 1, the SCI operates in GSM mode. In GSM mode, the timing of the TEND setting is advanced by 11.0 etu (Elementary Time Unit: the time for transfer of one bit), and clock output control mode addition is performed. For details, refer to 10.7.8, Clock Output Control.
6	BLK	0	R/W	When this bit is set to 1, the SCI operates in block transfer mode. For details on block transfer mode, refer to 10.7.3, Block Transfer Mode.
5	PE	0	R/W	Parity Enable (enabled only in asynchronous mode)
				When this bit is set to 1, the parity bit is added to transmit data in transmission, and the parity bit is checked in reception. In Smart Card interface mode, this bit must be set to 1.

RENESAS

		Initial		
Bit	Bit Name	Value	R/W	Description
4	O/E	0	R/W	Parity Mode (enabled only when the PE bit is 1 in asynchronous mode)
				0: Selects even parity.
				1: Selects odd parity.
				For details on setting this bit in Smart Card interface mode, refer to 10.7.2, Data Format (Except for Block Transfer Mode).
3	BCP1	0	R/W	Basic Clock Pulse 1 and 0
2	BCP0	0	R/W	These bits specify the number of basic clock periods in a 1-bit transfer interval on the Smart Card interface.
				00: 32 clock (S = 32)
				01: 64 clock (S = 64)
				10: 372 clock (S = 372)
				11: 256 clock (S = 256)
				For details, refer to 10.7.4, Receive Data Sampling Timing and Reception Margin in Smart Card Interface Mode. S stands for the value of S in BRR (see 10.3.9, Bit Rate Register (BRR)).
1	CKS1	0	R/W	Clock Select 1 and 0
0	CKS0	0	R/W	These bits select the clock source for the baud rate generator.
				00: φ clock (n = 0)
				01: ∲/4 clock (n = 1)
				10: φ/16 clock (n = 2)
				11: φ/64 clock (n = 3)
				For the relationship between the bit rate register setting and the baud rate, see 10.3.9, Bit Rate Register (BRR). n is the decimal representation of the value of n in BRR (see 10.3.9, Bit Rate Register (BRR)).



10.3.6 Serial Control Register (SCR)

SCR is a register that enables or disables SCI transfer operations and interrupt requests, and is also used to selection of the transfer clock source. For details on interrupt requests, refer to 10.8, Interrupt Sources. Some bit functions of SCR differ between normal serial communication interface mode and Smart Card interface mode.

Bit	Bit Name	Initial Value	R/W	Description
7	TIE	0	R/W	Transmit Interrupt Enable
				When this bit is set to 1, the TXI interrupt request is enabled.
6	RIE	0	R/W	Receive Interrupt Enable
				When this bit is set to 1, RXI and ERI interrupt requests are enabled.
5	TE	0	R/W	Transmit Enable
				When this bit s set to 1, transmission is enabled.
4	RE	0	R/W	Receive Enable
				When this bit is set to 1, reception is enabled.
3	MPIE	0	R/W	Multiprocessor Interrupt Enable (enabled only when the MP bit in SMR is 1 in asynchronous mode)
				When this bit is set to 1, receive data in which the multiprocessor bit is 0 is skipped, and setting of the RDRF, FER, and ORER status flags in SSR is prohibited. On receiving data in which the multiprocessor bit is 1, this bit is automatically cleared and normal reception is resumed. For details, refer to 10.5, Multiprocessor Communication Function.
2	TEIE	0	R/W	Transmit End Interrupt Enable
				This bit is set to 1, TEI interrupt request is enabled.

• Normal Serial Communication Interface Mode (When SMIF in SCMR is 0)



Bit	Bit Name	Initial Value	R/W	Description
1	CKE1	0	R/W	Clock Enable 1 and 0
0	CKE0	0	R/W	These bits select the clock source and SCK pin function.
				Asynchronous mode:
				00: Internal clock
				SCK pin functions as I/O port
				01: Internal clock
				Outputs a clock of the same frequency as the bit rate from the SCK pin.
				1×: External clock
				Inputs a clock with a frequency 16 times the bit rate from the SCK pin.
				Clocked synchronous mode:
				0×: Internal clock (SCK pin functions as clock output)
				1×: External clock (SCK pin functions as clock input)
Logon	d			

Legend:

×: Don't care

• Smart Card Interface Mode (When SMIF in SCMR is 1)

Bit	Bit Name	Initial Value	R/W	Description
7	TIE	0	R/W	Transmit Interrupt Enable
				When this bit is set to 1, TXI interrupt request is enabled.
6	RIE	0	R/W	Receive Interrupt Enable
				When this bit is set to 1, RXI and ERI interrupt requests are enabled.
5	TE	0	R/W	Transmit Enable
				When this bit is set to 1, transmission is enabled.
4	RE	0	R/W	Receive Enable
				When this bit is set to 1, reception is enabled.
3	MPIE	0	R/W	Multiprocessor Interrupt Enable (enabled only when the MP bit in SMR is 1 in asynchronous mode)
				Write 0 to this bit in Smart Card interface mode.
2	TEIE	0	R/W	Transmit End Interrupt Enable
				Write 0 to this bit in Smart Card interface mode.



Bit	Bit Name	Initial Value	R/W	Description
1	CKE1	0	R/W	Clock Enable 1 and 0
0	CKE0	0		Enables or disables clock output from the SCK pin. The clock output can be dynamically switched in GSM mode. For details, refer to 10.7.8, Clock Output Control.
				When the GM bit in SMR is 0:
				00: Output disabled (SCK pin can be used as an I/O port pin)
				01: Clock output
				1×: Reserved
				When the GM bit in SMR is 1:
				00: Output fixed low
				01: Clock output
				10: Output fixed high
				11: Clock output

Legend:

×: Don't care

10.3.7 Serial Status Register (SSR)

SSR is a register containing status flags of the SCI and multiprocessor bits for transfer. 1 cannot be written to flags TDRE, RDRF, ORER, PER, and FER; they can only be cleared. Some bit functions of SSR differ between normal serial communication interface mode and Smart Card interface mode.

• Normal Serial Communication Interface Mode (When SMIF in SCMR is 0)

Bit	Bit Name	Initial Value	R/W	Description
7	TDRE	1	R/W	Transmit Data Register Empty
				Displays whether TDR contains transmit data.
				[Setting conditions]
				• When the TE bit in SCR is 0
				 When data is transferred from TDR to TSR and data can be written to TDR
				[Clearing condition]
				 When 0 is written to TDRE after reading TDRE = 1

Rev. 2.00, 05/04, page 214 of 442



		Initial		
Bit	Bit Name	Value	R/W	Description
6	RDRF	0	R/W	Receive Data Register Full
				Indicates that the received data is stored in RDR.
				[Setting condition]
				 When serial reception ends normally and receive data is transferred from RSR to RDR
				[Clearing condition]
				 When 0 is written to RDRF after reading RDRF = 1
				The RDRF flag is not affected and retains their previous values when the RE bit in SCR is cleared to 0.
5	ORER	0	R/W	Overrun Error
				[Setting condition]
				 When the next serial reception is completed while RDRF = 1
				[Clearing condition]
				When 0 is written to ORER after reading
				ORER = 1
4	FER	0	R/W	Framing Error
				[Setting condition]
				• When the stop bit is 0
				[Clearing condition]
				• When 0 is written to FER after reading FER = 1
				In 2-stop-bit mode, only the first stop bit is checked.
3	PER	0	R/W	Parity Error
				[Setting condition]
				When a parity error is detected during reception
				[Clearing condition]
				• When 0 is written to PER after reading PER = 1
				• WHEN US WHILEH TO FER ALLEH LEAVING PER = 1



Bit	Bit Name	Initial Value	R/W	Description
2	TEND	1	R	Transmit End
				[Setting conditions]
				When the TE bit in SCR is 0
				 When TDRE = 1 at transmission of the last bit of a 1-byte serial transmit character
				[Clearing condition]
				 When 0 is written to TDRE after reading TDRE = 1
1	MPB	0	R	Multiprocessor Bit
				MPB stores the multiprocessor bit in the receive data. When the RE bit in SCR is cleared to 0 its previous state is retained.
0	MPBT	0	R/W	Multiprocessor Bit Transfer
				MPBT stores the multiprocessor bit to be added to the transmit data.

• Smart Card Interface Mode (When SMIF in SCMR is 1)

Bit	Bit Name	Initial Value	R/W	Description
7	TDRE	1	R/W	Transmit Data Register Empty
				Displays whether TDR contains transmit data.
				[Setting conditions]
				• When the TE bit in SCR is 0
				When data is transferred from TDR to TSR and
				data can be written to TDR
				[Clearing condition]
				 When 0 is written to TDRE after reading TDRE = 1



Bit	Bit Name	Initial Value	R/W	Description
6	RDRF	0	R/W	Receive Data Register Full
				Indicates that the received data is stored in RDR.
				[Setting condition]
				When serial reception ends normally and receive data is transferred from RSR to RDR
				[Clearing condition]
				 When 0 is written to RDRF after reading RDRF = 1
				The RDRF flag is not affected and retains their previous values when the RE bit in SCR is cleared to 0.
5	ORER	0	R/W	Overrun Error
				[Setting condition]
				 When the next serial reception is completed while RDRF = 1
				[Clearing condition]
				 When 0 is written to ORER after reading ORER = 1
4	ERS	0	R/W	Error Signal Status
				[Setting condition]
				When the low level of the error signal is sampled
				[Clearing condition]
				• When 0 is written to ERS after reading ERS = 1
3	PER	0	R/W	Parity Error
				[Setting condition]
				When a parity error is detected during reception
				[Clearing condition]
				• When 0 is written to PER after reading PER = 1



Bit	Bit Name	Initial Value	R/W	Description
2	TEND	1	R	Transmit End
				This bit is set to 1 when no error signal has been sent back from the receiving end and the next transmit data is ready to be transferred to TDR.
				[Setting conditions]
				 When the TE bit in SCR is 0 and the ERS bit is also 0
				 When the ESR bit is 0 and the TDRE bit is 1 after the specified interval following transmission of 1- byte data
				The timing of bit setting differs according to the register setting as follows:
				When $GM = 0$ and $BLK = 0$, 2.5 etu after transmission starts
				When $GM = 0$ and $BLK = 1$, 1.5 etu after transmission starts
				When $GM = 1$ and $BLK = 0$, 1.0 etu after transmission starts
				When $GM = 1$ and $BLK = 1$, 1.0 etu after transmission starts
				[Clearing condition]
				 When 0 is written to TDRE after reading TDRE = 1
1	MPB	0	R	Multiprocessor Bit
				This bit is not used in Smart Card interface mode.
0	MPBT	0	R/W	Multiprocessor Bit Transfer
				Write 0 to this bit in Smart Card interface mode.



10.3.8 Smart Card Mode Register (SCMR)

Bit	Bit Name	Initial Value	R/W	Description
7 to 4		All 1	_	Reserved
				These bits are always read as 1.
3	SDIR	0	R/W	Smart Card Data Transfer Direction
				Selects the serial/parallel conversion format.
				0: LSB-first in transfer
				1: MSB-first in transfer
				The bit setting is valid only when the transfer data format is 8 bits. For 7-bit data, LSB-first is fixed.
2	SINV	0	R/W	Smart Card Data Invert
				Specifies inversion of the data logic level. The SINV bit does not affect the logic level of the parity bit. To invert the parity bit, invert the O/\overline{E} bit in SMR.
				0: TDR contents are transmitted as they are. Receive data is stored as it is in RDR
				 TDR contents are inverted before being transmitted. Receive data is stored in inverted form in RDR
1	_	1	—	Reserved
				This bit is always read as 1.
0	SMIF	0	R/W	Smart Card Interface Mode Select
				This bit is set to 1 to make the SCI operate in Smart Card interface mode.
				0: Normal asynchronous mode or clocked synchronous mode
				1: Smart Card interface mode

SCMR is a register that selects Smart Card interface mode and its format.



10.3.9 Bit Rate Register (BRR)

BRR is an 8-bit register that adjusts the bit rate. As the SCI performs baud rate generator control independently for each channel, different bit rates can be set for each channel. Table 10.2 shows the relationships between the N setting in BRR and bit rate B for normal asynchronous mode, clocked synchronous mode, and Smart Card interface mode. The initial value of BRR is H'FF, and it can be read or written to by the CPU at all times.

Mode	Bit Rate	Error
Asynchronous Mode	$B = \frac{\phi \times 10^6}{64 \times 2^{2n-1} \times (N+1)}$	Error (%) = { $\frac{\phi \times 10^{6}}{B \times 64 \times 2^{2n-1} \times (N+1)}$ -1 } × 100
Clocked Synchronous Mode	$B = \frac{\phi \times 10^6}{8 \times 2^{2n\cdot1} \times (N+1)}$	
Smart Card Interface Mode	$B = \frac{\phi \times 10^6}{S \times 2^{2n-1} \times (N+1)}$	Error (%) = { $\frac{\phi \times 10^{6}}{B \times S \times 2^{2n-1} \times (N+1)} -1 $ } × 100
Legend:		
B: Bit rate	(bit/s)	

Table 10.2 Relationships between N Setting in BRR and Bit Rate B

N: BRR setting for baud rate generator ($0 \le N \le 255$)

φ: Operating frequency (MHz)

n and S: Determined by the SMR settings shown in the following tables.

SN	IR Setting		SMR Setting							
CKS1	CKS0	n	BCP1	BCP0	s					
0	0	0	0	0	32					
0	1	1	0	1	64					
1	0	2	1	0	372					
1	1	3	1	1	256					

Table 10.3 shows sample N settings in BRR in normal asynchronous mode. Table 10.4 shows the maximum bit rate for each frequency in normal asynchronous mode. Table 10.6 shows sample N settings in BRR in clocked synchronous mode. Table 10.8 shows sample N settings in BRR in Smart Card interface mode. In Smart Card interface mode, S (the number of basic clock periods in a 1-bit transfer interval) can be selected. For details, refer to 10.7.4, Receive Data Sampling Timing and Reception Margin in Smart Card Interface Mode. Tables 10.5 and 10.7 show the maximum bit rates with external clock input.



				opera	ung ricq	ασπου ψ (ιππ	-)		
Bit Rate		4			4.91	52		5	
(bit/s)	n	Ν	Error (%)	n	Ν	Error (%)	n	Ν	Error (%)
110	2	70	0.03	2	86	0.31	2	88	-0.25
150	1	207	0.16	1	255	0.00	2	64	0.16
300	1	103	0.16	1	127	0.00	1	129	0.16
600	0	207	0.16	0	255	0.00	1	64	0.16
1200	0	103	0.16	0	127	0.00	0	129	0.16
2400	0	51	0.16	0	63	0.00	0	64	0.16
4800	0	25	0.16	0	31	0.00	0	32	-1.36
9600	0	12	0.16	0	15	0.00	0	15	1.73
19200	_	_	_	0	7	0.00	0	7	1.73
31250	0	3	0.00	0	4	-1.70	0	4	0.00
38400	—		_	0	3	0.00	0	3	1.73

 Table 10.3
 BRR Settings for Various Bit Rates (Asynchronous Mode)

Operating Frequency φ (MHz)

Operating Frequency φ (MHz)

		6			6.144	4		7.372	8		8	
Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	2	106	-0.44	2	108	0.08	2	130	-0.07	2	141	0.03
150	2	77	0.16	2	79	0.00	2	95	0.00	2	103	0.16
300	1	155	0.16	1	159	0.00	1	191	0.00	1	207	0.16
600	1	77	0.16	1	79	0.00	1	95	0.00	1	103	0.16
1200	0	155	0.16	0	159	0.00	0	191	0.00	0	207	0.16
2400	0	77	0.16	0	79	0.00	0	95	0.00	0	103	0.16
4800	0	38	0.16	0	39	0.00	0	47	0.00	0	51	0.16
9600	0	19	-2.34	0	19	0.00	0	23	0.00	0	25	0.16
19200	0	9	-2.34	0	9	0.00	0	11	0.00	0	12	0.16
31250	0	5	0.00	0	5	2.40		—		0	7	0.00
38400	0	4	-2.34	0	4	0.00	0	5	0.00	_	_	

					e por a		940	γ (-/			
		9.830	4		10			12			12.28	8
Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	2	174	-0.26	2	177	-0.25	2	212	0.03	2	217	0.08
150	2	127	0.00	2	129	0.16	2	155	0.16	2	159	0.00
300	1	255	0.00	2	64	0.16	2	77	0.16	2	79	0.00
600	1	127	0.00	1	129	0.16	1	155	0.16	1	159	0.00
1200	0	255	0.00	1	64	0.16	1	77	0.16	1	79	0.00
2400	0	127	0.00	0	129	0.16	0	155	0.16	0	159	0.00
4800	0	63	0.00	0	64	0.16	0	77	0.16	0	79	0.00
9600	0	31	0.00	0	32	-1.36	0	38	0.16	0	39	0.00
19200	0	15	0.00	0	15	1.73	0	19	-2.34	0	19	0.00
31250	0	9	-1.70	0	9	0.00	0	11	0.00	0	11	2.40
38400	0	7	0.00	0	7	1.73	0	9	-2.34	0	9	0.00

Operating Frequency φ (MHz)

Operating Frequency φ (MHz)

		14			14.74	56		16			17.203	32
Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	2	248	-0.17	3	64	0.70	3	70	0.03	3	75	0.48
150	2	181	0.13	2	191	0.00	2	207	0.13	2	223	0.00
300	2	90	0.13	2	95	0.00	2	103	0.13	2	111	0.00
600	1	181	0.13	1	191	0.00	1	207	0.13	1	223	0.00
1200	1	90	0.13	1	95	0.00	1	103	0.13	1	111	0.00
2400	0	181	0.13	0	191	0.00	0	207	0.13	0	223	0.00
4800	0	90	0.13	0	95	0.00	0	103	0.13	0	111	0.00
9600	0	45	-0.93	0	47	0.00	0	51	0.13	0	55	0.00
19200	0	22	-0.93	0	23	0.00	0	25	0.13	0	27	0.00
31250	0	13	0.00	0	14	-1.70	0	15	0.00	0	13	1.20
38400	—		_	0	11	0.00	0	12	0.13	0	13	0.00

					Opera	ing i io	94011	γ (-/			
		18			19.66	08		20			24	
Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	3	79	-0.12	3	86	0.31	3	88	-0.25	3	106	-0.44
150	2	233	0.16	2	255	0.00	3	64	0.16	3	77	0.16
300	2	116	0.16	2	127	0.00	2	129	0.16	2	155	0.16
600	1	233	0.16	1	255	0.00	2	64	0.16	2	77	0.16
1200	1	116	0.16	1	127	0.00	1	129	0.16	1	155	0.16
2400	0	233	0.16	0	255	0.00	1	64	0.16	1	77	0.16
4800	0	116	0.16	0	127	0.00	0	129	0.16	0	155	0.16
9600	0	58	-0.69	0	63	0.00	0	64	0.16	0	77	0.16
19200	0	28	1.02	0	31	0.00	0	32	-1.36	0	38	0.16
31250	0	17	0.00	0	19	-1.70	0	19	0.00	0	23	0.00
38400	0	14	-2.34	0	15	0.00	0	15	1.73	0	19	-2.34

Operating Frequency φ (MHz)

φ (MHz)	Maximum Bit Rate (bit/s)	n	N	φ (MHz)	Maximum Bit Rate (bit/s)	n	N
4	125000	0	0	12.288	384000	0	0
4.9152	153600	0	0	14	437500	0	0
5	156250	0	0	14.7456	460800	0	0
6	187500	0	0	16	500000	0	0
6.144	192000	0	0	17.2032	537600	0	0
7.3728	230400	0	0	18	562500	0	0
8	250000	0	0	19.6608	614400	0	0
9.8304	307200	0	0	20	625000	0	0
10	312500	0	0	24	750000	0	0
12	375000	0	0	_			

φ (MHz)	External Input Clock (MHz)	Maximum Bit Rate (bit/s)	φ (MHz)	External Input Clock (MHz)	Maximum Bit Rate (bit/s)
4	1.0000	62500	12.288	3.0720	192000
4.9152	1.2288	76800	14	3.5000	218750
5	1.2500	78125	14.7456	3.6864	230400
6	1.5000	93750	16	4.0000	250000
6.144	1.5360	96000	17.2032	4.3008	268800
7.3728	1.8432	115200	18	4.5000	281250
8	2.0000	125000	19.6608	4.9152	307200
9.8304	2.4576	153600	20	5.0000	312500
10	2.5000	156250	24	6.0000	375000
12	3.0000	187500			

 Table 10.5
 Maximum Bit Rate with External Clock Input (Asynchronous Mode)



					Opera	ting Fre	quen	су ф (МН	z)			
Bit Rate		4		8		10		16		20		24
(bit/s)	n	Ν	n	Ν	n	Ν	n	Ν	n	Ν	n	Ν
110	—	—	_									
250	2	249	3	124		—	3	249	_			
500	2	124	2	249		—	3	124	_	—	—	_
1k	1	249	2	124		_	2	249	_	_	_	_
2.5k	1	99	1	199	1	249	2	99	2	124	2	149
5k	0	199	1	99	1	124	1	199	1	249	2	74
10k	0	99	0	199	0	249	1	99	1	124	1	149
25k	0	39	0	79	0	99	0	159	0	199	1	59
50k	0	19	0	39	0	49	0	79	0	99	1	29
100k	0	9	0	19	0	24	0	39	0	49	0	59
250k	0	3	0	7	0	9	0	15	0	19	0	23
500k	0	1	0	3	0	4	0	7	0	9	0	11
1M	0	0*	0	1	_		0	3	0	4	0	5
2.5M					0	0*			0	1	—	_
5M			_		_		_		0	0*	—	_

 Table 10.6
 BRR Settings for Various Bit Rates (Clocked Synchronous Mode)

Operating Frequency ϕ (MHz)

Legend:

Blank: Cannot be set.

-: Can be set, but there will be a degree of error.

*: Continuous transfer is not possible.

Table 10.7 Maximum Bit Rate with External Clock Input (Clocked Synchronous Mode)

φ (MHz)	External Input Clock (MHz)	Maximum Bit Rate (bit/s)	φ (MHz)	External Input Clock (MHz)	Maximum Bit Rate (bit/s)
4	0.6667	666666.7	14	2.3333	2333333.3
6	1.0000	100000.0	16	2.6667	2666666.7
8	1.3333	1333333.3	18	3.0000	300000.0
10	1.6667	1666666.7	20	3.3333	3333333.3
12	2.0000	2000000.0	24	4.0000	400000.0

	(When $n = 0$ and $S = 372$)											
					Opera	ating Fre	quen	су ф (MI	Hz)			
	7.1424				10.00 10.7136				36	13.00		
Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)

8.99

Table 10.8Examples of Bit Rate for Various BRR Settings (Smart Card Interface Mode)
(When n = 0 and S = 372)

						Opera	ating	g Free	quency	þ (MI	Hz)				
14.2848		16.00		18.00		20.00			24.00						
Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
9600	0	1	0.00	0	1	12.01	0	2	15.99	0	2	6.60	0	2	12.01

 Table 10.9
 Maximum Bit Rate at Various Frequencies (Smart Card Interface Mode) (when S = 372)

φ (MHz)	Maximum Bit Rate (bit/s)	n	N	φ (MHz)	Maximum Bit Rate (bit/s)	n	N
7.1424	9600	0	0	16.00	21505	0	0
10.00	13441	0	0	18.00	24194	0	0
10.7136	14400	0	0	20.00	26882	0	0
13.00	17473	0	0	24.00	32258	0	0
14.2848	19200	0	0				

0.00



10.4 Operation in Asynchronous Mode

Figure 10.2 shows the general format for asynchronous serial communication. One frame consists of a start bit (low level), followed by data (in LSB-first order), a parity bit (high or low level), and finally stop bits (high level). In asynchronous serial communication, the transmission line is usually held in the mark state (high level). The SCI monitors the transmission line. When the transmission line goes to the space state (low level), the SCI recognizes a start bit and starts serial communication. In asynchronous serial communication, the communication line is usually held in the mark state (high level). The SCI monitors the communication line is usually held in the mark state (high level). The SCI monitors the communication line, and when it goes to the space state (low level), recognizes a start bit and starts serial communication. Inside the SCI, the transmitter and receiver are independent units, enabling full-duplex. Both the transmitter and the receiver also have a double-buffered structure, so data can be read or written during transmission or reception, enabling continuous data transfer.




Figure 10.2 Data Format in Asynchronous Communication (Example with 8-Bit Data, Parity, Two Stop Bits)

10.4.1 Data Transfer Format

Table 10.10 shows the data transfer formats that can be used in asynchronous mode. Any of 12 transfer formats can be selected according to the SMR setting. For details on the multiprocessor bit, refer to 10.5, Multiprocessor Communication Function.



Rev. 2.00, 05/04, page 227 of 442

	SMR S	Settings		Serial Transfer Format and Frame Length					
CHR	PE	MP	STOP	1 2 3 4 5 6 7 8 9 10 11 12					
0	0	0	0	S 8-bit data STOP					
0	0	0	1	S 8-bit data STOP STOP					
0	1	0	0	S 8-bit data P STOP					
0	1	0	1	S 8-bit data P STOP STOP					
1	0	0	0	S 7-bit data STOP					
1	0	0	1	S 7-bit data STOP STOP					
1	1	0	0	S 7-bit data P STOP					
1	1	0	1	S 7-bit data P STOP STOP					
0	—	1	0	S 8-bit data MPB STOP					
0	—	1	1	S 8-bit data MPB STOP STOP					
1	_	1	0	S 7-bit data MPB STOP					
1	_	1	1	S 7-bit data MPB STOP STOP					

 Table 10.10
 Serial Transfer Formats (Asynchronous Mode)

Legend:

S: Start bit

STOP: Stop bit

P: Parity bit

MPB: Multiprocessor bit



10.4.2 Receive Data Sampling Timing and Reception Margin in Asynchronous Mode

In asynchronous mode, the SCI operates on a basic clock with a frequency of 16 times the transfer rate. In reception, the SCI samples the falling edge of the start bit using the basic clock, and performs internal synchronization. Receive data is latched internally at the rising edge of the 8th pulse of the basic clock as shown in figure 10.3. Thus, the reception margin in asynchronous mode is given by formula (1) below.

M = {
$$(0.5 - \frac{1}{2N}) - \frac{D - 0.5}{N} - (L - 0.5) F$$
 } × 100 [%]

... Formula (1)

Where M: Reception margin

- N : Ratio of bit rate to clock (N = 16)
- D : Clock duty (D = 0.5 to 1.0)
- L : Frame length (L = 9 to 12)
- F : Absolute value of clock rate deviation

Assuming values of F (absolute value of clock rate deviation) = 0 and D (clock duty) = 0.5 in formula (1), the reception margin can be given by the formula.

 $M = \{0.5 - 1/(2 \times 16)\} \times 100 \text{ [\%]} = 46.875\%$

However, this is only the computed value, and a margin of 20% to 30% should be allowed for in system design.




Figure 10.3 Receive Data Sampling Timing in Asynchronous Mode

10.4.3 Clock

Either an internal clock generated by the on-chip baud rate generator or an external clock input at the SCK pin can be selected as the SCI's serial clock, according to the setting of the C/\overline{A} bit in SMR and the CKE0 and CKE1 bits in SCR. When an external clock is input at the SCK pin, the clock frequency should be 16 times the bit rate used.

When the SCI is operated on an internal clock, the clock can be output from the SCK pin. The frequency of the clock output in this case is equal to the bit rate, and the phase is such that the rising edge of the clock is in the middle of the transmit data, as shown in figure 10.4.




Figure 10.4 Relationship between Output Clock and Transfer Data Phase (Asynchronous Mode)



10.4.4 SCI Initialization (Asynchronous Mode)

Before transmitting and receiving data, you should first clear the TE and RE bits in SCR to 0, then initialize the SCI as described below. When the operating mode, or transfer format, is changed for example, the TE and RE bits must be cleared to 0 before making the change using the following procedure. When the TE bit is cleared to 0, the TDRE flag is set to 1. Note that clearing the RE bit to 0 does not initialize the contents of the RDRF, PER, FER, and ORER flags, or the contents of RDR. When the external clock is used in asynchronous mode, the clock must be supplied even during initialization.




Figure 10.5 Sample SCI Initialization Flowchart



10.4.5 Data Transmission (Asynchronous Mode)

Figure 10.6 shows an example of operation for transmission in asynchronous mode. In transmission, the SCI operates as described below.

- 1. The SCI monitors the TDRE flag in SSR. If the flag is cleared to 0, the SCI recognizes that data has been written to TDR, and transfers the data from TDR to TSR.
- 2. After transferring data from TDR to TSR, the SCI sets the TDRE flag to 1 and starts transmission. If the TIE bit is set to 1 at this time, a transmit data empty interrupt request (TXI) is generated. Continuous transmission is possible because the TXI interrupt routine writes next transmit data to TDR before transmission of the current transmit data has been completed.
- 3. Data is sent from the TxD pin in the following order: start bit, transmit data, parity bit or multiprocessor bit (may be omitted depending on the format), and stop bit.
- 4. The SCI checks the TDRE flag at the timing for sending the stop bit.
- 5. If the TDRE flag is 0, the data is transferred from TDR to TSR, the stop bit is sent, and then serial transmission of the next frame is started.
- 6. If the TDRE flag is 1, the TEND flag in SSR is set to 1, the stop bit is sent, and then the "mark state" is entered, in which 1 is output. If the TEIE bit in SCR is set to 1 at this time, a TEI interrupt request is generated.




Figure 10.7 shows a sample flowchart for transmission in asynchronous mode.

Figure 10.6 Example of Operation in Transmission in Asynchronous Mode (Example with 8-Bit Data, Parity, One Stop Bit)





Figure 10.7 Sample Serial Transmission Flowchart



10.4.6 Serial Data Reception (Asynchronous Mode)

Figure 10.8 shows an example of operation for reception in asynchronous mode. In serial reception, the SCI operates as described below.

- 1. The SCI monitors the communication line. If a start bit is detected, the SCI performs internal synchronization, receives receive data in RSR, and checks the parity bit and stop bit.
- 2. If an overrun error occurs (when reception of the next data is completed while the RDRF flag is still set to 1), the ORER bit in SSR is set to 1. If the RIE bit in SCR is set to 1 at this time, an ERI interrupt request is generated. Receive data is not transferred to RDR. The RDRF flag remains to be set to 1.
- 3. If a parity error is detected, the PER bit in SSR is set to 1 and receive data is transferred to RDR. If the RIE bit in SCR is set to 1 at this time, an ERI interrupt request is generated.
- 4. If a framing error is detected (when the stop bit is 0), the FER bit in SSR is set to 1 and receive data is transferred to RDR. If the RIE bit in SCR is set to 1 at this time, an ERI interrupt request is generated.
- 5. If reception is completed successfully, the RDRF bit in SSR is set to 1, and receive data is transferred to RDR. If the RIE bit in SCR is set to 1 at this time, an RXI interrupt request is generated. Continuous reception is possible because the RXI interrupt routine reads the receive data transferred to RDR before reception of the next receive data has been completed.




Figure 10.8 Example of SCI Operation in Reception (Example with 8-Bit Data, Parity, One Stop Bit)


Table 10.11 shows the states of the SSR status flags and receive data handling when a receive error is detected. If a receive error is detected, the RDRF flag retains its state before receiving data. Reception cannot be resumed while a receive error flag is set to 1. Accordingly, clear the ORER, FER, PER, and RDRF bits to 0 before resuming reception. Figure 10.9 shows a sample flow chart for serial data reception.

SSR Status Flag					
RDRF*	ORER	FER	PER	Receive Data	Receive Error Type
1	1	0	0	Lost	Overrun error
0	0	1	0	Transferred to RDR	Framing error
0	0	0	1	Transferred to RDR	Parity error
1	1	1	0	Lost	Overrun error + framing error
1	1	0	1	Lost	Overrun error + parity error
0	0	1	1	Transferred to RDR	Framing error + parity error
1	1	1	1	Lost	Overrun error + framing error + parity error

Table 10.11 SSR Status Flags and Receive Data Handling

Note: * The RDRF flag retains the state it had before data reception.





- SCI initialization: The RxD pin is automatically designated as the receive data input pin.
- [2] [3] Receive error processing and break detection:

If a receive error occurs, read the ORER, PER, and FER flags in SSR to identify the error. After performing the appropriate error processing, ensure that the ORER, PER, and FER flags are all cleared to 0. Reception cannot be resumed if any of these flags are set to 1. In the case of a framing error, a break can be detected by reading the value of the input port corresponding to the RxD pin.

- [4] SCI status check and receive data read: Read SSR and check that RDRF = 1, then read the receive data in RDR and clear the RDRF flag to 0. Transition of the RDRF flag from 0 to 1 can also be identified by an RXI interrupt.
- [5] Serial reception continuation procedure: To continue serial reception, before the stop bit for the current frame is received, read the RDRF flag, read RDR, and clear the RDRF flag to 0.

Figure 10.9 Sample Serial Reception Data Flowchart (1)






Figure 10.9 Sample Serial Reception Data Flowchart (2)



10.5 Multiprocessor Communication Function

Use of the multiprocessor communication function enables data transfer between a number of processors sharing communication lines by asynchronous serial communication using the multiprocessor format, in which a multiprocessor bit is added to the transfer data. When multiprocessor communication is performed, each receiving station is addressed by a unique ID code. The serial communication cycle consists of two component cycles; an ID transmission cycle that specifies the receiving station, and a data transmission cycle. The multiprocessor bit is used to differentiate between the ID transmission cycle and the data transmission cycle. If the multiprocessor bit is 1, the cycle is an ID transmission cycle; if the multiprocessor bit is 0, the cycle is a data transmission cycle. Figure 10.10 shows an example of inter-processor communication using the multiprocessor format. The transmitting station first sends the ID code of the receiving station with which it wants to perform serial communication as data with a 1 multiprocessor bit added. When data with a 1 multiprocessor bit is received, the receiving station compares that data with its own ID. The station whose ID matches then receives the data sent next. Stations whose IDs do not match continue to skip data until data with a 1 multiprocessor bit is again received.

The SCI uses the MPIE bit in SCR to implement this function. When the MPIE bit is set to 1, transfer of receive data from RSR to RDR, error flag detection, and setting the SSR status flags, RDRF, FER, and ORER to 1, are inhibited until data with a 1 multiprocessor bit is received. On reception of a receive character with a 1 multiprocessor bit, the MPB bit in SSR is set to 1 and the MPIE bit is automatically cleared, thus normal reception is resumed. If the RIE bit in SCR is set to 1 at this time, an RXI interrupt is generated.

When the multiprocessor format is selected, the parity bit setting is rendered invalid. All other bit settings are the same as those in normal asynchronous mode. The clock used for multiprocessor communication is the same as that in normal asynchronous mode.






Figure 10.10 Example of Communication Using Multiprocessor Format (Transmission of Data H'AA to Receiving Station A)



10.5.1 Multiprocessor Serial Data Transmission

Figure 10.11 shows a sample flowchart for multiprocessor serial data transmission. For an ID transmission cycle, set the MPBT bit in SSR to 1 before transmission. For a data transmission cycle, clear the MPBT bit in SSR to 0 before transmission. All other SCI operations are the same as those in asynchronous mode.





Figure 10.11 Sample Multiprocessor Serial Transmission Flowchart


Rev. 2.00, 05/04, page 240 of 442



10.5.2 Multiprocessor Serial Data Reception

Figure 10.13 shows a sample flowchart for multiprocessor serial data reception. If the MPIE bit in SCR is set to 1, data is skipped until data with a 1 multiprocessor bit is sent. On receiving data with a 1 multiprocessor bit, the receive data is transferred to RDR. An RXI interrupt request is generated at this time. All other SCI operations are the same as in asynchronous mode. Figure 10.12 shows an example of SCI operation for multiprocessor format reception.





RENESAS

Rev. 2.00, 05/04, page 241 of 442




Figure 10.13 Sample Multiprocessor Serial Reception Flowchart (1)

Renesas




Figure 10.13 Sample Multiprocessor Serial Reception Flowchart (2)



10.6 Operation in Clocked Synchronous Mode

Figure 10.14 shows the general format for clocked synchronous communication. In clocked synchronous mode, data is transmitted or received synchronous with clock pulses. In clocked synchronous serial communication, data on the transmission line is output from one falling edge of the serial clock to the next. In clocked synchronous mode, the SCI receives data in synchronous with the rising edge of the serial clock. After 8-bit data is output, the transmission line holds the MSB state. In clocked synchronous mode, no parity or multiprocessor bit is added. Inside the SCI, the transmitter and receiver are independent units, enabling full-duplex communication through the use of a common clock. Both the transmitter and the receiver also have a double-buffered structure, so data can be read or written during transmission or reception, enabling continuous data transfer.





Figure 10.14 Data Format in Synchronous Communication (For LSB-First)

10.6.1 Clock

Either an internal clock generated by the on-chip baud rate generator or an external synchronization clock input at the SCK pin can be selected, according to the setting of CKE0 and CKE1 bits in SCR. When the SCI is operated on an internal clock, the serial clock is output from the SCK pin. Eight serial clock pulses are output in the transfer of one character, and when no transfer is performed the clock is fixed high.





10.6.2 SCI Initialization (Clocked Synchronous Mode)

Before transmitting and receiving data, the TE and RE bits in SCR should be cleared to 0, then the SCI should be initialized as described in a sample flowchart in figure 10.15. When the operating mode, or transfer format, is changed for example, the TE and RE bits must be cleared to 0 before making the change using the following procedure. When the TE bit is cleared to 0, the TDRE flag is set to 1. Note that clearing the RE bit to 0 does not change the contents of the RDRF, PER, FER, and ORER flags, or the contents of RDR.





Figure 10.15 Sample SCI Initialization Flowchart



10.6.3 Serial Data Transmission (Clocked Synchronous Mode)

Figure 10.16 shows an example of SCI operation for transmission in clocked synchronous mode. In serial transmission, the SCI operates as described below.

- 1. The SCI monitors the TDRE flag in SSR, and if the flag is 0, the SCI recognizes that data has been written to TDR, and transfers the data from TDR to TSR.
- 2. After transferring data from TDR to TSR, the SCI sets the TDRE flag to 1 and starts transmission. If the TIE bit in SCR is set to 1 at this time, a transmit data empty interrupt (TXI) is generated. Continuous transmission is possible because the TXI interrupt routine writes the next transmit data to TDR before transmission of the current transmit data has been completed.
- 3. 8-bit data is sent from the TxD pin synchronized with the output clock when output clock mode has been specified, and synchronized with the input clock when use of an external clock has been specified.
- 4. The SCI checks the TDRE flag at the timing for sending the MSB (bit 7).
- 5. If the TDRE flag is cleared to 0, data is transferred from TDR to TSR, and serial transmission of the next frame is started.
- 6. If the TDRE flag is set to 1, the TEND flag in SSR is set to 1, and the TDRE flag maintains the output state of the last bit. If the TEIE bit in SCR is set to 1 at this time, a TEI interrupt request is generated. The SCK pin is fixed high.

Figure 10.17 shows a sample flow chart for serial data transmission. Even if the TDRE flag is cleared to 0, transmission will not start while a receive error flag (ORER, FER, or PER) is set to 1. Make sure that the receive error flags are cleared to 0 before starting transmission. Note that clearing the RE bit to 0 does not clear the receive error flags.






Figure 10.16 Sample SCI Transmission Operation in Clocked Synchronous Mode






Figure 10.17 Sample Serial Transmission Flowchart



10.6.4 Serial Data Reception (Clocked Synchronous Mode)

Figure 10.18 shows an example of SCI operation for reception in clocked synchronous mode. In serial reception, the SCI operates as described below.

- 1. The SCI performs internal initialization synchronous with a synchronous clock input or output, starts receiving data, and stores the received data in RSR.
- 2. If an overrun error occurs (when reception of the next data is completed while the RDRF flag in SSR is still set to 1), the ORER bit in SSR is set to 1. If the RIE bit in SCR is set to 1 at this time, an ERI interrupt request is generated, receive data is not transferred to RDR, and the RDRF flag remains to be set to 1.
- 3. If reception is completed successfully, the RDRF bit in SSR is set to 1, and receive data is transferred to RDR. If the RIE bit in SCR is set to 1 at this time, an RXI interrupt request is generated. Continuous reception is possible because the RXI interrupt routine reads the receive data transferred to RDR before reception of the next receive data has finished.





Figure 10.18 Example of SCI Operation in Reception

Reception cannot be resumed while a receive error flag is set to 1. Accordingly, clear the ORER, FER, PER, and RDRF bits to 0 before resuming reception. Figure 10.19 shows a sample flow chart for serial data reception.





- SCI initialization: The RxD pin is automatically designated as the receive data input pin.
- [2] [3] Receive error processing: If a receive error occurs, read the ORER flag in SSR, and after performing the appropriate error processing, clear the ORER flag to 0. Transfer cannot be resumed if the ORER flag is set to 1.
 - SCI status check and receive data read:

Read SSR and check that the RDRF flag is set to 1, then read the receive data in RDR and clear the RDRF flag to 0. Transition of the RDRF flag from 0 to 1 can also be identified by an RXI interrupt.

[5] Serial reception continuation procedure:

To continue serial reception, before the MSB (bit 7) of the current frame is received, reading the RDRF flag, reading RDR, and clearing the RDRF flag to 0 should be finished.

Figure 10.19 Sample Serial Reception Flowchart




10.6.5 Simultaneous Serial Data Transmission and Reception (Clocked Synchronous Mode)

Figure 10.20 shows a sample flowchart for simultaneous serial transmit and receive operations. The following procedure should be used for simultaneous serial data transmit and receive operations. To switch from transmit mode to simultaneous transmit and receive mode, after checking that the SCI has finished transmission and the TDRE and TEND flags are set to 1, clear TE to 0. Then simultaneously set TE and RE to 1 with a single instruction. To switch from receive mode to simultaneous transmit and receive mode, after checking that the SCI has finished receive mode, after checking that the SCI has finished receive mode, after checking that the SCI has finished receive mode, after checking that the RDRF and receive error flags (ORER, FER, and PER) are cleared to 0, simultaneously set TE and RE to 1 with a single instruction.



Rev. 2.00, 05/04, page 251 of 442



- SCI initialization: The TxD pin is designated as the transmit data output pin, and the RxD pin is designated as the receive data input pin, enabling simultaneous transmit and receive operations.
- [2] SCI status check and transmit data write: Read SSR and check that the TDRE flag is set to 1, then write transmit data to TDR and clear the TDRE flag to 0. Transition of the TDRE flag from 0 to 1 can also be identified by a TXI interrupt.
- [3] Receive error processing: If a receive error occurs, read the ORER flag in SSR, and after performing the appropriate error processing, clear the ORER flag to 0. Transmission/reception cannot be resumed if the ORER flag is set to 1.
- [4] SCI status check and receive data read: Read SSR and check that the RDRF flag is set to 1, then read the receive data in RDR and clear the RDRF flag to 0. Transition of the RDRF flag from 0 to 1 can also be identified by an RXI interrupt.
- [5] Serial transmission/reception continuation procedure: To continue serial transmission/ reception, before the MSB (bit 7) of the current frame is received, finish reading the RDRF flag, reading RDR, and clearing the RDRF flag to 0. Also, before the MSB (bit 7) of the current frame is transmitted, read 1 from the TDRE flag to confirm that writing is possible. Then write data to TDR and clear the TDRE flag to 0.

Figure 10.20 Sample Flowchart of Simultaneous Serial Transmit and Receive Operations

10.7 Operation in Smart Card Interface

The SCI supports an IC card (Smart Card) interface that conforms to ISO/IEC 7816-3 (Identification Card) as a serial communication interface extension function. Switching between the normal serial communication interface and the Smart Card interface mode is carried out by means of a register setting.

10.7.1 Pin Connection Example

Figure 10.21 shows an example of connection with the Smart Card. In communication with an IC card, as both transmission and reception are carried out on a single data transmission line, the TxD pin and RxD pin should be connected to the LSI pin. The data transmission line should be pulled up to the V_{CC} power supply with a resistor. If an IC card is not connected, and the TE and RE bits are both set to 1, closed transmission/reception is possible, enabling self-diagnosis to be carried out. When the clock generated on the Smart Card interface is used by an IC card, the SCK pin output is input to the CLK pin of the IC card. This LSI port output is used as the reset signal.





Figure 10.21 Schematic Diagram of Smart Card Interface Pin Connections



10.7.2 Data Format (Except for Block Transfer Mode)

Figure 10.22 shows the transfer data format in Smart Card interface mode.

- One frame consists of 8-bit data plus a parity bit in asynchronous mode.
- In transmission, a guard time of at least 2 etu (Elementary Time Unit: the time for transfer of one bit) is left between the end of the parity bit and the start of the next frame.
- If a parity error is detected during reception, a low error signal level is output for one etu period, 10.5 etu after the start bit.
- If an error signal is sampled during transmission, the same data is retransmitted automatically after a delay of 2 etu or longer.





Data transfer with other types of IC cards (direct convention and inverse convention) are performed as described in the following.




Figure 10.23 Direct Convention (SDIR = SINV = $O/\overline{E} = 0$)

With the direction convention type IC and the above sample start character, the logic 1 level corresponds to state Z and the logic 0 level to state A, and transfer is performed in LSB-first order. The start character data above is H'3B. For the direct convention type, clear the SDIR and SINV bits in SCMR to 0. According to Smart Card regulations, clear the O/\overline{E} bit in SMR to 0 to select even parity mode.




Figure 10.24 Inverse Convention (SDIR = SINV = $O/\overline{E} = 1$)

With the inverse convention type, the logic 1 level corresponds to state A and the logic 0 level to state Z, and transfer is performed in MSB-first order. The start character data for the above is H'3F. For the inverse convention type, set the SDIR and SINV bits in SCMR to 1. According to Smart Card regulations, even parity mode is the logic 0 level of the parity bit, and corresponds to state Z. In this LSI, the SINV bit inverts only data bits D0 to D7. Therefore, set the O/\overline{E} bit in SMR to 1 to invert the parity bit for both transmission and reception.

10.7.3 Block Transfer Mode

Operation in block transfer mode is the same as that in SCI asynchronous mode, except for the following points.

- In reception, though the parity check is performed, no error signal is output even if an error is detected. However, the PER bit in SSR is set to 1 and must be cleared before receiving the parity bit of the next frame.
- In transmission, a guard time of at least 1 etu is left between the end of the parity bit and the start of the next frame.
- In transmission, because retransmission is not performed, the TEND flag is set to 1, 11.5 etu after transmission start.
- As with the normal Smart Card interface, the ERS flag indicates the error signal status, but since error signal transfer is not performed, this flag is always cleared to 0.



10.7.4 Receive Data Sampling Timing and Reception Margin in Smart Card Interface Mode

In Smart Card interface mode, the SCI operates on a basic clock with a frequency of 32, 64, 372, or 256 times the transfer rate (fixed at 16 times in normal asynchronous mode) as determined by bits BCP1 and BCP0. In reception, the SCI samples the falling edge of the start bit using the basic clock, and performs internal synchronization. As shown in figure 10.25, by sampling receive data at the rising-edge of the 16th, 32nd, 186th, or 128th pulse of the basic clock, data can be latched at the middle of the bit. The reception margin is given by the following formula.

 $M = \mid (0.5 - \frac{1}{2N} \mid) - (L - 0.5) \mid F - \frac{\mid D - 0.5 \mid}{N} (1 + F) \mid \times 100\%$

Where M: Reception margin (%)
N: Ratio of bit rate to clock (N = 32, 64, 372, and 256)
D: Clock duty (D = 0 to 1.0)
L: Frame length (L = 10)
F: Absolute value of clock frequency deviation

Assuming values of F = 0, D = 0.5 and N = 372 in the above formula, the reception margin formula is as follows.




Figure 10.25 Receive Data Sampling Timing in Smart Card Interface Mode (Using Clock of 372 Times the Transfer Rate)

Rev. 2.00, 05/04, page 256 of 442



10.7.5 Initialization

Before transmitting and receiving data, initialize the SCI as described below. Initialization is also necessary when switching from transmit mode to receive mode, or vice versa.

- 1. Clear the TE and RE bits in SCR to 0.
- 2. Clear the error flags ERS, PER, and ORER in SSR to 0.
- 3. Set the GM, BLK, O/\overline{E} , BCP0, BCP1, CKS0, CKS1 bits in SMR. Set the PE bit to 1.
- Set the SMIF, SDIR, and SINV bits in SCMR.
 When the SMIF bit is set to 1, the TxD and RxD pins are both switched from ports to SCI pins, and are placed in the high-impedance state.
- 5. Set the value corresponding to the bit rate in BRR.
- 6. Set the CKE0 and CKE1 bits in SCR. Clear the TIE, RIE, TE, RE, MPIE, and TEIE bits to 0. If the CKE0 bit is set to 1, the clock is output from the SCK pin.
- 7. Wait at least one bit interval, then set the TIE, RIE, TE, and RE bits in SCR. Do not set the TE bit and RE bit at the same time, except for self-diagnosis.

To switch from receive mode to transmit mode, after checking that the SCI has finished reception, initialize the SCI, and set RE to 0 and TE to 1. Whether SCI has finished reception or not can be checked with the RDRF, PER, or ORER flags. To switch from transmit mode to receive mode, after checking that the SCI has finished transmission, initialize the SCI, and set TE to 0 and RE to 1. Whether SCI has finished transmission or not can be checked with the TEND flag.

10.7.6 Data Transmission (Except for Block Transfer Mode)

As data transmission in Smart Card interface mode involves error signal sampling and retransmission processing, the operations are different from those in normal serial communication interface mode (except for block transfer mode). Figure 10.26 illustrates the retransfer operation when the SCI is in transmit mode.

- 1. If an error signal is sent back from the receiving end after transmission of one frame is complete, the ERS bit in SSR is set to 1. If the RIE bit in SCR is enabled at this time, an ERI interrupt request is generated. The ERS bit in SSR should be kept cleared to 0 until the next parity bit is sampled.
- 2. The TEND bit in SSR is not set for a frame in which an error signal indicating an abnormality is received. Data is retransferred from TDR to TSR, and retransmitted automatically.
- 3. If an error signal is not sent back from the receiving end, the ERS bit in SSR is not set. Transmission of one frame, including a retransfer, is judged to have been completed, and the TEND bit in SSR is set to 1. If the TIE bit in SCR is enabled at this time, a TXI interrupt request is generated. Writing transmit data to TDR transfers the next transmit data.



Rev. 2.00, 05/04, page 257 of 442

Figure 10.28 shows a flowchart for transmission. In the event of an error in transmission, the SCI retransmits the same data automatically. During this period, the TEND flag remains cleared to 0. Therefore, the SCI will automatically transmit the specified number of bytes in the event of an error, including retransmission. However, the ERS flag is not cleared automatically when an error occurs, and so the RIE bit should be set to 1 beforehand so that an ERI request will be generated in the event of an error, and the ERS flag will be cleared.




Figure 10.26 Retransfer Operation in SCI Transmit Mode

The timing for setting the TEND flag depends on the value of the GM bit in SMR. The TEND flag set timing is shown in figure 10.27.




Figure 10.27 TEND Flag Generation Timing in Transmission Operation




Figure 10.28 Example of Transmission Processing Flow



10.7.7 Serial Data Reception (Except for Block Transfer Mode)

Data reception in Smart Card interface mode uses the same operation procedure as for normal serial communication interface mode. Figure 10.29 illustrates the retransfer operation when the SCI is in receive mode.

- 1. If an error is found when the received parity bit is checked, the PER bit in SSR is automatically set to 1. If the RIE bit in SCR is set at this time, an ERI interrupt request is generated. The PER bit in SSR should be kept cleared to 0 until the next parity bit is sampled.
- 2. The RDRF bit in SSR is not set for a frame in which an error has occurred.
- 3. If no error is found when the received parity bit is checked, the PER bit in SSR is not set to 1, the receive operation is judged to have been completed normally, and the RDRF flag in SSR is automatically set to 1. If the RIE bit in SCR is enabled at this time, an RXI interrupt request is generated.

Figure 10.30 shows a flowchart for reception. If an error occurs in receive mode and the ORER or PER flag is set to 1, a transfer error interrupt (ERI) request will be generated. Hence, so the error flag must be cleared to 0. Even when a parity error occurs in receive mode and the PER flag is set to 1, the data that has been received is transferred to RDR and can be read from there.

Note: For details on receive operations in block transfer mode, refer to 10.4, Operation in Asynchronous Mode.




Figure 10.29 Retransfer Operation in SCI Receive Mode






Figure 10.30 Example of Reception Processing Flow

10.7.8 Clock Output Control

When the GM bit in SMR is set to 1, the clock output level can be fixed with bits CKE0 and CKE1 in SCR. At this time, the minimum clock pulse width can be made the specified width. Figure 10.31 shows the timing for fixing the clock output level. In this example, GM is set to 1, CKE1 is cleared to 0, and the CKE0 bit is controlled.




Figure 10.31 Timing for Fixing Clock Output Level

When turning on the power or switching between Smart Card interface mode and software standby mode, the following procedures should be followed in order to maintain the clock duty.

Powering On: To secure clock duty from power-on, the following switching procedure should be followed.

- 1. The initial state is port input and high impedance. Use a pull-up resistor or pull-down resistor to fix the potential.
- 2. Fix the SCK pin to the specified output level with the CKE1 bit in SCR.
- 3. Set SMR and SCMR, and switch to smart card mode operation.
- 4. Set the CKE0 bit in SCR to 1 to start clock output.

When Changing from Smart Card Interface Mode to Software Standby Mode:

- 1. Set the data register (DR) and data direction register (DDR) corresponding to the SCK pin to the value for the fixed output state in software standby mode.
- 2. Write 0 to the TE bit and RE bit in the serial control register (SCR) to halt transmit/receive operation. At the same time, set the CKE1 bit to the value for the fixed output state in software standby mode.
- 3. Write 0 to the CKE0 bit in SCR to halt the clock.
- 4. Wait for one serial clock period.

During this interval, clock output is fixed at the specified level, with the duty preserved.

5. Make the transition to the software standby state.

When Returning to Smart Card Interface Mode from Software Standby Mode:

- 1. Exit the software standby state.
- 2. Write 1 to the CKE0 bit in SCR and output the clock. Signal generation is started with the normal duty.




Figure 10.32 Clock Halt and Restart Procedure

10.8 Interrupt Sources

10.8.1 Interrupts in Normal Serial Communication Interface Mode

Table 10.12 shows the interrupt sources in normal serial communication interface mode. A different interrupt vector is assigned to each interrupt source, and individual interrupt sources can be enabled or disabled using the enable bits in SCR.

When the TDRE flag in SSR is set to 1, a TXI interrupt request is generated. When the TEND flag in SSR is set to 1, a TEI interrupt request is generated.

When the RDRF flag in SSR is set to 1, an RXI interrupt request is generated. When the ORER, PER, or FER flag in SSR is set to 1, an ERI interrupt request is generated.

A TEI interrupt is requested when the TEND flag is set to 1 and the TEIE bit is set to 1. If a TEI interrupt and a TXI interrupt are requested simultaneously, the TXI interrupt has priority for acceptance. However, if the TDRE and TEND flags are cleared simultaneously by the TXI interrupt routine, the SCI cannot branch to the TEI interrupt routine later.

Channel	Name	Interrupt Source	Interrupt Flag
0	ERI0	Receive error	ORER, FER, PER
	RXI0	Receive data full	RDRF
	TXI0	Transmit data empty	TDRE
	TEI0	Transmission end	TEND
1	ERI1	Receive error	ORER, FER, PER
	RXI1	Receive data full	RDRF
	TXI1	Transmit data empty	TDRE
	TEI1	Transmission end	TEND
2	ERI2	Receive error	ORER, FER, PER
	RXI2	Receive data full	RDRF
	TXI2	Transmit data empty	TDRE
	TEI2	Transmission end	TEND

Table 10.12 SCI Interrupt Sources



10.8.2 Interrupts in Smart Card Interface Mode

Table 10.13 shows the interrupt sources in Smart Card interface mode. The transmit end interrupt (TEI) request cannot be used in this mode.

Channel	Name	Interrupt Source	Interrupt Flag
0	ERI0	Receive error, detection	ORER, PER, ERS
	RXI0	Receive data full	RDRF
	TXI0	Transmit data empty	TEND
1	ERI1	Receive error, detection	ORER, PER, ERS
	RXI1	Receive data full	RDRF
	TXI1	Transmit data empty	TEND
2	ERI2	Receive error, detection	ORER, PER, ERS
	RXI2	Receive data full	RDRF
	TXI2	Transmit data empty	TEND

 Table 10.13
 SCI Interrupt Sources

In transmit operations, the TDRE flag is also set to 1 at the same time as the TEND flag in SSR is set, and a TXI interrupt is generated. In the event of an error, the SCI retransmits the same data automatically. During this period, the TEND flag remains cleared to 0. Therefore, the SCI will automatically transmit the specified number of bytes in the event of an error, including retransmission. However, the ERS flag is not cleared automatically when an error occurs. Hence, the RIE bit should be set to 1 beforehand so that an ERI request will be generated in the event of an error, and the ERS flag will be cleared.

In receive operations, an RXI interrupt request is generated when the RDRF flag in SSR is set to 1. If an error occurs, an error flag is set but the RDRF flag is not. Consequently, an ERI interrupt request is sent to the CPU. Therefore, the error flag should be cleared.



10.9 Usage Notes

10.9.1 Module Stop Mode Setting

SCI operation can be disabled or enabled using the module stop control register. The initial setting is for SCI operation to be halted. Register access is enabled by clearing module stop mode. For details, refer to section 16, Power-Down Modes.

10.9.2 Break Detection and Processing

When framing error detection is performed, a break can be detected by reading the RxD pin value directly. In a break, the input from the RxD pin becomes all 0s, setting the FER flag, and possibly the PER flag. Note that as the SCI continues the receive operation after receiving a break, even if the FER flag is cleared to 0, it will be set to 1 again.

10.9.3 Mark State and Break Detection

When TE is 0, the TxD pin is used as an I/O port whose direction (input or output) and level are determined by DR and DDR. This can be used to set the TxD pin to mark state (high level) or send a break during serial data transmission. To maintain the communication line at mark state until TE is set to 1, set both PCR and PDR to 1. As TE is cleared to 0 at this point, the TxD pin becomes an I/O port, and 1 is output from the TxD pin. To send a break during serial transmission, first set PCR to 1 and PDR to 0, and then clear TE to 0. When TE is cleared to 0, the transmitter is initialized regardless of the current transmission state, the TxD pin becomes an I/O port, and 0 is output from the TxD pin.

10.9.4 Receive Error Flags and Transmit Operations (Clocked Synchronous Mode Only)

Transmission cannot be started when a receive error flag (ORER, PER, or FER) is set to 1, even if the TDRE flag is cleared to 0. Be sure to clear the receive error flags to 0 before starting transmission. Note also that receive error flags cannot be cleared to 0 even if the RE bit is cleared to 0.



Rev. 2.00, 05/04, page 266 of 442



Section 11 Controller Area Network (HCAN)

The HCAN is a module for controlling a controller area network (CAN) for realtime communication in vehicular and industrial equipment systems, etc. For details on CAN specification, refer to Bosch CAN Specification Version 2.0 1991, Robert Bosch GmbH.


The block diagram of the HCAN is shown in figure 11.1.

11.1 Features

- CAN version: Bosch 2.0B active compatible
 - Communication systems: NRZ (Non-Return to Zero) system (with bit-stuffing function)
 - Broadcast communication system
 - Transmission path: Bidirectional 2-wire serial communication
 - Communication speed: Max. 1 Mbps
 - Data length: 0 to 8 bytes
- Number of channels: 1
- Data buffers: 16 (one receive-only buffer and 15 buffers settable for transmission/reception)
- Data transmission: Two methods
 - Mailbox (buffer) number order (low-to-high)
 - Message priority (identifier) reverse-order (high-to-low)
- Data reception: Two methods
 - Message identifier match (transmit/receive-setting buffers)
 - Reception with message identifier masked (receive-only)
- CPU interrupts: 12
 - Error interrupt
 - Reset processing interrupt
 - Message reception interrupt
 - Message transmission interrupt
- HCAN operating modes
- Support for various modes
 - Hardware reset
 - Software reset
 - Normal status (error-active, error-passive)
 - Bus off status
 - HCAN configuration mode
 - HCAN sleep mode
 - HCAN halt mode



• Module stop mode can be set





• Message Buffer Interface (MBI)

The MBI, consisting of mailboxes and a local acceptance filter mask (LAFM), stores CAN transmit/receive messages (identifiers, data, etc.) Transmit messages are written by the CPU. For receive messages, the data received by the CDLC is stored automatically.

• Microprocessor Interface (MPI)

The MPI, consisting of a bus interface, control register, status register, etc., controls HCAN internal data, status, and so forth.

• CAN Data Link Controller (CDLC)

The CDLC transmits and receives of messages conforming to the Bosch CAN Ver. 2.0B active standard (data frames, remote frames, error frames, overload frames, inter-frame spacing), as well as CRC checking, bus arbitration, and other functions.



11.2 Input/Output Pins

Table 11.1 shows the HCAN's pins.

When using HCAN pins, settings must be made in the HCAN configuration mode (during initialization: MCR0 = 1 and GSR3 = 1).

Table 11.1 Pin Configuration

Name	Abbreviation	Input/Output	Function
HCAN transmit data pin	HTxD	Output	CAN bus transmission pin
HCAN receive data pin	HRxD	Input	CAN bus reception pin

A bus driver is necessary for the interface between the pins and the CAN bus. A Philips PCA82C250 compatible model is recommended.

11.3 Register Descriptions

The HCAN has the following registers.

- Master control register (MCR)
- General status register (GSR)
- Bit configuration register (BCR)
- Mailbox configuration register (MBCR)
- Transmit wait register (TXPR)
- Transmit wait cancel register (TXCR)
- Transmit acknowledge register (TXACK)
- Abort acknowledge register (ABACK)
- Receive complete register (RXPR)
- Remote request register (RFPR)
- Interrupt register (IRR)
- Mailbox interrupt mask register (MBIMR)
- Interrupt mask register (IMR)
- Receive error counter (REC)
- Transmit error counter (TEC)
- Unread message status register (UMSR)
- Local acceptance filter mask L (LAFML)
- Local acceptance filter mask H (LAFMH)
- Message control (8-bit × 8 registers × 16 sets) (MC0 to MC15)
- Message data (8-bit × 8 registers × 16 sets) (MD0 to MD15)



Rev. 2.00, 05/04, page 269 of 442

• HCAN monitor register (HCANMON)

11.3.1 Master Control Register (MCR)

MCR controls the HCAN.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	MCR7	0	R/W	HCAN Sleep Mode Release
				When this bit is set to 1, the HCAN automatically exits HCAN sleep mode on detection of CAN bus operation.
6	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
5	MCR5	0	R/W	HCAN Sleep Mode
				When this bit is set to 1, the HCAN transits to HCAN sleep mode. When this bit is cleared to 0, HCAN sleep mode is released.
4, 3	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
2	MCR2	0	R/W	Message Transmission Method
				0: Transmission order determined by message identifier priority
				1: Transmission order determined by mailbox (buffer) number priority (TXPR1 > TXPR15)
1	MCR1	0	R/W	Halt Request
				When this bit is set to 1, the HCAN transits to HCAN HALT mode. When this bit is cleared to 0, HCAN HALT mode is released.



Bit	Bit Name	Initial Value	R/W	Description
0	MCR0	1	R/W	Reset Request
				When this bit is set to 1, the HCAN transits to reset mode. For details, refer to 11.4.1, Hardware and Software Resets.
				[Setting conditions]
				Power-on reset
				Hardware standby
				Software standby
				1-write (software reset)
				[Clearing condition]
				• When 0 is written to this bit while the GSR3 bit in GSR is 1

11.3.2 General Status Register (GSR)

GSR indicates the status of the HCAN.

Bit	Bit Name	Initial Value	R/W	Description
7 to 4		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
3	GSR3	1	R	Reset Status Bit
				Indicates whether the HCAN module is in the normal operating state or the reset state. This bit cannot be modified.
				[Setting conditions]
				 When entering configuration mode after the HCAN internal reset has finished
				Sleep mode
				[Clearing condition]
				 When entering normal operation mode after the MCR0 bit in MCR is cleared to 0 (Note that there is a delay between clearing of the MCR0 bit and the GSR3 bit)



		Initial		
Bit	Bit Name	Value	R/W	Description
2	GSR2	1	R	Message Transmission Status Flag
				Flag that indicates whether the module is currently in the message transmission period. This bit cannot be modified.
				[Setting condition]
				Interval of three bits after EOF (End of Frame)
				[Clearing condition]
				Start of message transmission (SOF)
1	GSR1	0	R	Transmit/Receive Warning Flag
				This bit cannot be modified.
				[Setting condition]
				• When TEC \geq 96 or REC \geq 96
				[Clearing conditions]
				• When TEC < 96 and REC < 96
				• TEC ≥ 256
0	GSR0	0	R	Bus Off Flag
				This bit cannot be modified.
				[Setting condition]
				• When TEC ≥ 256 (bus off state)
				[Clearing condition]
				Recovery from bus off state



11.3.3 Bit Configuration Register (BCR)

BCR sets HCAN bit timing parameters and the baud rate prescaler. For details on parameters, refer to 11.4.2, Initialization after Hardware Reset.

Bit	Bit Name	Initial Value	R/W	Description
15	BCR7	0	R/W	Re-Synchronization Jump Width (SJW)
14	BCR6	0	R/W	Set the maximum bit synchronization width.
				00: 1 time quantum
				01: 2 time quanta
				10: 3 time quanta
				11: 4 time quanta
13	BCR5	0	R/W	Baud Rate Prescaler (BRP)
12	BCR4	0	R/W	Set the length of time quantum.
11	BCR3	0	R/W	000000: 2 × system clock
10	BCR2	0	R/W	000001: 4 × system clock
9	BCR1	0	R/W	000010: 6 × system clock
8	BCR0	0	R/W	:
				111111: 128 × system clock
7	BCR15	0	R/W	Bit Sample Point (BSP)
				Sets the point at which data is sampled.
				0: Bit sampling at one point (end of time segment 1 (TSEG1))
				 Bit sampling at three points (end of TSEG1 and preceding and following one time quantum)
6	BCR14	0	R/W	Time Segment 2 (TSEG2)
5	BCR13	0	R/W	Set the TSEG2 width within a range of 2 to 8 time
4	BCR12	0	R/W	quanta.
				000: Setting prohibited
				001: 2 time quanta
				010: 3 time quanta
				011: 4 time quanta
				100: 5 time quanta
				101: 6 time quanta
				110: 7 time quanta
				111: 8 time quanta



		Initial		
Bit	Bit Name	Value	R/W	Description
3	BCR11	0	R/W	Time Segment 1 (TSEG1)
2	BCR10	0	R/W	Set the TSEG1 (PRSEG + PHSEG1) width to
1	BCR9	0	R/W	between 4 and 16 time quanta.
0	BCR8	0	R/W	0000: Setting prohibited
				0001: Setting prohibited
				0010: Setting prohibited
				0011: 4 time quanta
				0100: 5 time quanta
				0101: 6 time quanta
				0110: 7 time quanta
				0111: 8 time quanta
				1000: 9 time quanta
				1001: 10 time quanta
				1010: 11 time quanta
				1011: 12 time quanta
				1100: 13 time quanta
				1101: 14 time quanta
				1110: 15 time quanta
				1111: 16 time quanta



11.3.4 Mailbox Configuration Register (MBCR)

MBCR sets the transfer direction for each mailbox.

-	54.11	Initial		– 1.1
Bit	Bit Name	Value	R/W	Description
15	MBCR7	0	R/W	These bits set the transfer direction for the
14	MBCR6	0	R/W	corresponding mailboxes from 1 to 15. MBCRn
13	MBCR5	0	R/W	determines the transfer direction for mailbox n (n =1 to 15).
12	MBCR4	0	R/W	0: Corresponding mailbox is set for transmission
11	MBCR3	0	R/W	1: Corresponding mailbox is set for reception
10	MBCR2	0	R/W	Bit 8 is reserved. This bit is always read as 1. The
9	MBCR1	0	R/W	write value should always be 1.
8	—	1	R	
7	MBCR15	0	R/W	
6	MBCR14	0	R/W	
5	MBCR13	0	R/W	
4	MBCR12	0	R/W	
3	MBCR11	0	R/W	
2	MBCR10	0	R/W	
1	MBCR9	0	R/W	
0	MBCR8	0	R/W	



11.3.5 Transmit Wait Register (TXPR)

TXPR sets a transmit wait after a transmit message is stored in a mailbox (buffer) (CAN bus arbitration wait).

Bit	Bit Name	Initial Value	R/W	Description
15	TXPR7	0	R/W	These bits set a transmit wait (CAN bus arbitration
14	TXPR6	0	R/W	wait) for the corresponding mailboxes 1 to 15. When $TXPPn (n - 1 to 15)$ is get to 1, the management in
13	TXPR5	0	R/W	TXPRn (n = 1 to 15) is set to 1, the message in mailbox n becomes the transmit wait state.
12	TXPR4	0	R/W	[Clearing conditions]
11	TXPR3	0	R/W	Completion of message transmission
10	TXPR2	0	R/W	Completion of transmission cancellation
9	TXPR1	0	R/W	Bit 8 is reserved. This bit is always read as 0. The
8		0	R	write value should always be 0.
7	TXPR15	0	R/W	
6	TXPR14	0	R/W	
5	TXPR13	0	R/W	
4	TXPR12	0	R/W	
3	TXPR11	0	R/W	
2	TXPR10	0	R/W	
1	TXPR9	0	R/W	
0	TXPR8	0	R/W	



11.3.6 Transmit Wait Cancel Register (TXCR)

TXCR controls canceling transmission of transmit wait messages in mailboxes (buffers).

		Initial		
Bit	Bit Name	Value	R/W	Description
15	TXCR7	0	R/W	These bits cancel the transmit wait message in the
14	TXCR6	0	R/W	corresponding mailboxes 1 to 15. When TXCRn (n = 1 to 15) is set to 1, the transmit wait message in
13	TXCR5	0	R/W	mailbox n is canceled.
12	TXCR4	0	R/W	[Clearing condition]
11	TXCR3	0	R/W	Completion of TXPR clearing when transmit
10	TXCR2	0	R/W	message is canceled normally
9	TXCR1	0	R/W	Bit 8 is reserved. This bit is always read as 0. The
8	—	0	R	write value should always be 0.
7	TXCR15	0	R/W	
6	TXCR14	0	R/W	
5	TXCR13	0	R/W	
4	TXCR12	0	R/W	
3	TXCR11	0	R/W	
2	TXCR10	0	R/W	
1	TXCR9	0	R/W	
0	TXCR8	0	R/W	



11.3.7 Transmit Acknowledge Register (TXACK)

TXACK is a status register that indicates the normal transmission of mailbox (buffer) transmit messages.

Bit	Bit Name	Initial Value	R/W	Description
15	TXACK7	0	R/W	These bits are status flags that indicate error-free
14	TXACK6	0	R/W	transmission of the transmit message in the corresponding mailboxes 1 to 15. When the message
13	TXACK5	0	R/W	in mailbox n (n = 1 to 15) has been transmitted error-
12	TXACK4	0	R/W	free, TXACKn is set to 1.
11	TXACK3	0	R/W	[Setting condition]
10	TXACK2	0	R/W	Completion of message transmission for
9	TXACK1	0	R/W	corresponding mailbox
8	—	0	R	[Clearing condition]
7	TXACK15	0	R/W	Writing 1
6	TXACK14	0	R/W	Bit 8 is reserved. This bit is always read as 0. The
5	TXACK13	0	R/W	write value should always be 0.
4	TXACK12	0	R/W	
3	TXACK11	0	R/W	
2	TXACK10	0	R/W	
1	TXACK9	0	R/W	
0	TXACK8	0	R/W	



11.3.8 Abort Acknowledge Register (ABACK)

ABACK is a status register that indicates the normal cancellation (aborting) of mailbox (buffer) transmit messages.

-		Initial	-	-
Bit	Bit Name	Value	R/W	Description
15	ABACK7	0	R/(W)*	These bits are status flags that indicate error-free
14	ABACK6	0	R/(W)*	 cancellation (abortion) of the transmit message in the corresponding mailboxes 1 to 15. When the message
13	ABACK5	0	R/(W)*	in mailbox n (n = 1 to 15) has been canceled error-
12	ABACK4	0	R/(W)*	free, ABACKn is set to 1.
11	ABACK3	0	R/(W)*	[Setting condition]
10	ABACK2	0	R/(W)*	Completion of transmit message cancellation for
9	ABACK1	0	R/(W)*	corresponding mailbox
8	_	0	R	[Clearing condition]
7	ABACK15	0	R/(W)*	Writing 1
6	ABACK14	0	R/(W)*	Bit 8 is reserved. This bit is always read as 0. The
5	ABACK13	0	R/(W)*	write value should always be 0.
4	ABACK12	0	R/(W)*	
3	ABACK11	0	R/(W)*	
2	ABACK10	0	R/(W)*	
1	ABACK9	0	R/(W)*	
0	ABACK8	0	R/(W)*	



11.3.9 Receive Complete Register (RXPR)

RXPR is a status register that indicates the normal reception of messages (data frame or remote frame) in mailboxes (buffers). For reception of a remote frame, when a bit in this register is set to 1, the corresponding remote request register (RFPR) bit is also set to 1 simultaneously.

Bit	Bit Name	Initial Value	R/W	Description
15	RXPR7	0	R/(W)*	When the message in mailbox n (n = 0 to 15) has
14	RXPR6	0	R/(W)*	been received error-free, RXPRn is set to 1.
13	RXPR5	0	R/(W)*	[Setting condition]
12	RXPR4	0	R/(W)*	Completion of message (data frame or remote
11	RXPR3	0	R/(W)*	frame) reception in corresponding mailbox
10	RXPR2	0	R/(W)*	[Clearing condition]
9	RXPR1	0	R/(W)*	Writing 1
8	RXPR0	0	R/(W)*	
7	RXPR15	0	R/(W)*	
6	RXPR14	0	R/(W)*	
5	RXPR13	0	R/(W)*	
4	RXPR12	0	R/(W)*	
3	RXPR11	0	R/(W)*	
2	RXPR10	0	R/(W)*	
1	RXPR9	0	R/(W)*	
0	RXPR8	0	R/(W)*	
Nata	* Only 1 a	منداسين مطمر	n for clooring	n tha flag



11.3.10 Remote Request Register (RFPR)

RFPR is a status register that indicates normal reception of remote frames in mailboxes (buffers). When a bit in this register is set to 1, the corresponding receive complete register (RXPR) bit is also set to 1 simultaneously.

Bit	Bit Name	Initial Value	R/W	Description
				•
15	RFPR7	0	R/(W)*	When mailbox n (n = 0 to 15) has received the
14	RFPR6	0	R/(W)*	remote frame error-free, RFPRn (n = 0 to 15) is set to 1.
13	RFPR5	0	R/(W)*	[Setting condition]
12	RFPR4	0	R/(W)*	
11	RFPR3	0	R/(W)*	 Completion of remote frame reception in corresponding mailbox
10	RFPR2	0	R/(W)*	[Clearing condition]
9	RFPR1	0	R/(W)*	Writing 1
8	RFPR0	0	R/(W)*	
7	RFPR15	0	R/(W)*	
6	RFPR14	0	R/(W)*	
5	RFPR13	0	R/(W)*	
4	RFPR12	0	R/(W)*	
3	RFPR11	0	R/(W)*	
2	RFPR10	0	R/(W)*	
1	RFPR9	0	R/(W)*	
0	RFPR8	0	R/(W)*	
Mater	* Only 1 or	منداسين مط مر	n fan alaanim.	n the flee



11.3.11 Interrupt Register (IRR)

IRR is an interrupt flag register.

Bit	Bit Name	Initial Value	R/W	Description
15	IRR7	0	R/(W)*	Overload Frame
				[Setting condition]
				 When an overload frame is transmitted in error active/passive state
				[Clearing condition]
				Writing 1
14	IRR6	0	R/(W)*	Bus Off Interrupt Flag
				Status flag indicating the bus off state caused by the transmit error counter.
				[Setting condition]
				• When TEC \geq 256
				[Clearing condition]
				Writing 1
13	IRR5	0	R/(W)*	Error Passive Interrupt Flag
				Status flag indicating the error passive state caused by the transmit/receive error counter.
				[Setting condition]
				• When TEC \geq 128 or REC \geq 128
				[Clearing condition]
				Writing 1
12	IRR4	0	R/(W)*	Receive Overload Warning Interrupt Flag
				Status flag indicating the error warning state caused by the receive error counter.
				[Setting condition]
				When $REC \ge 96$
				[Clearing condition]
				Writing 1

		Initial		
Bit	Bit Name	Value	R/W	Description
11	IRR3	0	R/(W)*	Transmit Overload Warning Interrupt Flag
				Status flag indicating the error warning state caused by the transmit error counter.
				[Setting condition]
				• When TEC \geq 96
				[Clearing condition]
				Writing 1
10	IRR2	0	R	Remote Frame Request Interrupt Flag
				Status flag indicating that a remote frame has been received in a mailbox (buffer).
				[Setting condition]
				 When remote frame reception is completed, when corresponding MBIMR = 0
				[Clearing condition]
				 Clearing of all bits in RFPR (remote request register)
9	IRR1	0	R	Receive Message Interrupt Flag
				Status flag indicating that a mailbox (buffer) receive message has been received normally.
				[Setting condition]
				 When data frame or remote frame reception is completed, when corresponding MBIMR = 0
				[Clearing condition]
				Clearing of all bits in RXPR (receive complete register)



Bit	Bit Name	Initial Value	R/W	Description
8	IRR0	1	R/(W)*	Reset Interrupt Flag
				Status flag indicating that the HCAN module has been reset. This bit cannot be masked by the interrupt mask register (IMR). If this bit is not cleared to 0 after entering power-on reset or returning from software standby mode, interrupt processing will start immediately when the interrupt controller enables interrupts.
				[Setting condition]
				 When the reset operation has finished after entering power-on reset or software standby mode
				[Clearing condition]
				Writing 1
7 to 5	—	All 0	—	Reserved
				These bits are always read as 0. The write value should always be 0.
4	IRR12	0	R/(W)*	Bus Operation Interrupt Flag
				Status flag indicating detection of a dominant bit due to bus operation when the HCAN module is in HCAN sleep mode.
				[Setting condition]
				Bus operation (dominant bit) detection in HCAN
				sleep mode
				[Clearing condition]
				Writing 1
3, 2	_	All 0	_	Reserved
				These bits are always read as 0. The write value should always be 0.
1	IRR9	0	R	Unread Interrupt Flag
				Status flag indicating that a receive message has been overwritten before being read.
				[Setting condition]
				When UMSR (unread message status register) is set
				[Clearing condition]
				 Clearing of all bits in UMSR (unread message status register)

Rev. 2.00, 05/04, page 284 of 442



Bit	Bit Name	Initial Value	R/W	Description
0	IRR8	0	R/(W)*	Mailbox Empty Interrupt Flag
				Status flag indicating that the next transmit message can be stored in the mailbox.
				[Setting condition]
				• When TXPR (transmit wait register) is cleared by completion of transmission or completion of transmission abort
				[Clearing condition]
				Writing 1

Note: * Only 1 can be written for clearing the flag.

11.3.12 Mailbox Interrupt Mask Register (MBIMR)

MBIMR controls the enabling or disabling of individual mailbox (buffer) interrupt requests.

		Initial		
Bit	Bit Name	Value	R/W	Description
15	MBIMR7	1	R/W	Mailbox Interrupt Mask (MBIMRx)
14	MBIMR6	1	R/W	When MBIMRn (n = 1 to 15) is cleared to 0, the
13	MBIMR5	1	R/W	interrupt request in mailbox n is enabled. When set to 1, the interrupt request is masked.
12	MBIMR4	1	R/W	The interrupt source in a transmit mailbox is TXPR
11	MBIMR3	1	R/W	clearing caused by transmission end or transmission
10	MBIMR2	1	R/W	cancellation. The interrupt source in a receive
9	MBIMR1	1	R/W	mailbox is RXPR setting on reception end.
8	MBIMR0	1	R/W	
7	MBIMR15	1	R/W	
6	MBIMR14	1	R/W	
5	MBIMR13	1	R/W	
4	MBIMR12	1	R/W	
3	MBIMR11	1	R/W	
2	MBIMR10	1	R/W	
1	MBIMR9	1	R/W	
0	MBIMR8	1	R/W	

11.3.13 Interrupt Mask Register (IMR)

IMR enables or disables interrupt requests by the IRR interrupt flags. The reset interrupt flag cannot be masked.

Bit	Bit Name	Initial Value	R/W	Description
15	IMR7	1	R/W	Overload Frame/Bus Off Recovery Interrupt Mask
				When this bit is cleared to 0, OVR0 (interrupt request by IRR7) is enabled. When set to 1, OVR0 is masked.
14	IMR6	1	R/W	Bus Off Interrupt Mask
				When this bit is cleared to 0, ERS0 (interrupt request by IRR6) is enabled. When set to 1, ERS0 is masked.
13	IMR5	1	R/W	Error Passive Interrupt Mask
				When this bit is cleared to 0, ERS0 (interrupt request by IRR5) is enabled. When set to 1, ERS0 is masked.
12	IMR4	1	R/W	Receive Overload Warning Interrupt Mask
				When this bit is cleared to 0, OVR0 (interrupt request by IRR4) is enabled. When set to 1, OVR0 is masked.
11	IMR3	1	R/W	Transmit Overload Warning Interrupt Mask
				When this bit is cleared to 0, OVR0 (interrupt request by IRR3) is enabled. When set to 1, OVR0 is masked.
10	IMR2	1	R/W	Remote Frame Request Interrupt Mask
				When this bit is cleared to 0, OVR0 (interrupt request by IRR2) is enabled. When set to 1, OVR0is masked.
9	IMR1	1	R/W	Receive Message Interrupt Mask
				When this bit is cleared to 0, RM1 (interrupt request by IRR1) is enabled. When set to 1, RMI is masked.
8	_	0	R	Reserved
				This bit is always read as 0. Only 0 should be written to this bit.
7 to 5	_	All 1	R	Reserved
				These bits are always read as 1. The write value should always be 1.

Bit	Bit Name	Initial Value	R/W	Description
4	IMR12	1	R/W	Bus Operation Interrupt Mask
				When this bit is cleared to 0, OVR0 (interrupt request by IRR12) is enabled. When set to 1, OVR0 is masked.
3, 2	_	All 1	R	Reserved
				These bits are always read as 1. The write value should always be 1.
1	IMR9	1	R/W	Unread Interrupt Mask
				When this bit is cleared to 0, OVR0 (interrupt request by IRR9) is enabled. When set to 1, OVR0 is masked.
0	IMR8	1	R/W	Mailbox Empty Interrupt Mask
				When this bit is cleared to 0, SLE0 (interrupt request by IRR8) is enabled. When set to 1, SLE0 is masked.

11.3.14 Receive Error Counter (REC)

REC is an 8-bit read-only register that functions as a counter indicating the number of receive message errors on the CAN bus. The count value is stipulated in the CAN protocol.

11.3.15 Transmit Error Counter (TEC)

TEC is an 8-bit read-only register that functions as a counter indicating the number of transmit message errors on the CAN bus. The count value is stipulated in the CAN protocol.



11.3.16 Unread Message Status Register (UMSR)

UMSR is a status register that indicates, for individual mailboxes (buffers), that a received message has been overwritten by a new receive message before being read. When overwritten by a new message, data in the unread receive message is lost.

Bit	Bit Name	Initial Value	R/W	Description
15	UMSR7	0	R/(W)*	[Setting condition]
14	UMSR6	0	R/(W)*	When a new message is received before RXPR
13	UMSR5	0	R/(W)*	is cleared
12	UMSR4	0	R/(W)*	[Clearing condition]
11	UMSR3	0	R/(W)*	Writing 1
10	UMSR2	0	R/(W)*	When the received message has been overwritten by
9	UMSR1	0	R/(W)*	a new message before being read.
8	UMSR0	0	R/(W)*	
7	UMSR15	0	R/(W)*	
6	UMSR14	0	R/(W)*	
5	UMSR13	0	R/(W)*	
4	UMSR12	0	R/(W)*	
3	UMSR11	0	R/(W)*	
2	UMSR10	0	R/(W)*	
1	UMSR9	0	R/(W)*	
0	UMSR8	0	R/(W)*	



11.3.17 Local Acceptance Filter Masks L, H (LAFML, LAFMH)

LAFML and LAFMH set the identifier bits of the message to be stored in mailbox 0 as Don't care. For details, refer to 11.4.4, Message Reception. The relationship between the identifier bits and mask bits are shown in the following.

• LAFML

Bit	Bit Name	Initial Value	R/W	Description
15	LAFML7	0	R/W	When this bit is set to 1, ID-7 of the receive message identifier is not compared.
14	LAFML6	0	R/W	When this bit is set to 1, ID-6 of the receive message identifier is not compared.
13	LAFML5	0	R/W	When this bit is set to 1, ID-5 of the receive message identifier is not compared.
12	LAFML4	0	R/W	When this bit is set to 1, ID-4 of the receive message identifier is not compared.
11	LAFML3	0	R/W	When this bit is set to 1, ID-3 of the receive message identifier is not compared.
10	LAFML2	0	R/W	When this bit is set to 1, ID-2 of the receive message identifier is not compared.
9	LAFML1	0	R/W	When this bit is set to 1, ID-1 of the receive message identifier is not compared.
8	LAFML0	0	R/W	When this bit is set to 1, ID-0 of the receive message identifier is not compared.
7	LAFML15	0	R/W	When this bit is set to 1, ID-15 of the receive message identifier is not compared.
6	LAFML14	0	R/W	When this bit is set to 1, ID-14 of the receive message identifier is not compared.
5	LAFML13	0	R/W	When this bit is set to 1, ID-13 of the receive message identifier is not compared.
4	LAFML12	0	R/W	When this bit is set to 1, ID-12 of the receive message identifier is not compared.
3	LAFML11	0	R/W	When this bit is set to 1, ID-11 of the receive message identifier is not compared.
2	LAFML10	0	R/W	When this bit is set to 1, ID-10 of the receive message identifier is not compared.
1	LAFML9	0	R/W	When this bit is set to 1, ID-9 of the receive message identifier is not compared.
0	LAFML8	0	R/W	When this bit is set to 1, ID-8 of the receive message identifier is not compared.



• LAFMH

Bit	Bit Name	Initial Value	DAM	Description
BIt	Bit Name	value	R/W	Description
15	LAFMH7	0	R/W	When this bit is set to 1, ID-20 of the receive message identifier is not compared.
14	LAFMH6	0	R/W	When this bit is set to 1, ID-19 of the receive message identifier is not compared.
13	LAFMH5	0	R/W	When this bit is set to 1, ID-18 of the receive message identifier is not compared.
12 to 10		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
9	LAFMH1	0	R/W	When this bit is set to 1, ID-17 of the receive message identifier is not compared.
8	LAFMH0	0	R/W	When this bit is set to 1, ID-16 of the receive message identifier is not compared.
7	LAFMH15	0	R/W	When this bit is set to 1, ID-28 of the receive message identifier is not compared.
6	LAFMH14	0	R/W	When this bit is set to 1, ID-27 of the receive message identifier is not compared.
5	LAFMH13	0	R/W	When this bit is set to 1, ID-26 of the receive message identifier is not compared.
4	LAFMH12	0	R/W	When this bit is set to 1, ID-25 of the receive message identifier is not compared.
3	LAFMH11	0	R/W	When this bit is set to 1, ID-24 of the receive message identifier is not compared.
2	LAFMH10	0	R/W	When this bit is set to 1, ID-23 of the receive message identifier is not compared.
1	LAFMH9	0	R/W	When this bit is set to 1, ID-22 of the receive message identifier is not compared.
0	LAFMH8	0	R/W	When this bit is set to 1, ID-21 of the receive message identifier is not compared.

11.3.18 Message Control (MC0 to MC15)

The message control register sets consist of eight 8-bit registers for one mailbox. The HCAN has 16 sets of these registers. Because message control registers are in RAM, their initial values after power-on are undefined. Be sure to initialize them by writing 0 or 1. Figure 11.2 shows the register names for each mailbox.

Γ									
	Mail box 0	MC0[1]	MC0[2]	MC0[3]	MC0[4]	MC0[5]	MC0[6]	MC0[7]	MC0[8]
	Mail box 1	MC1[1]	MC1[2]	MC1[3]	MC1[4]	MC1[5]	MC1[6]	MC1[7]	MC1[8]
	Mail box 2	MC2[1]	MC2[2]	MC2[3]	MC2[4]	MC2[5]	MC2[6]	MC2[7]	MC2[8]
	Mail box 3	MC3[1]	MC3[2]	MC3[3]	MC3[4]	MC3[5]	MC3[6]	MC3[7]	MC3[8]
					1	1	1	1	
	Mail box 15	MC15[1]	MC15[2]	MC15[3]	MC15[4]	MC15[5]	MC15[6]	MC15[7]	MC15[8]

Figure 11.2 Message Control Register Configuration

The setting of message control registers are shown in the following. Figures 11.3 and 11.4 show the correspondence between the identifiers and register bit names.




Figure 11.3 Standard Format




Figure 11.4 Extended Format



Register						
Name	Bit	Bit Name	R/W	Description		
MCx[1]	7 to 4	_	R/W	The initial value of these bits is undefined; they must be initialized (by writing 0 or 1).		
	3 to 0	DLC3 to	R/W	Data Length Code		
	DLCO			Set the data length of a data frame or the data length requested in a remote frame within the range of 0 to 8 bits. 0000: 0 bytes 0001: 1 byte 0010: 2 bytes 0011: 3 bytes 0100: 4 bytes 0101: 5 bytes 0110: 6 bytes 0111: 7 bytes 1000: 8 bytes		
				1111: 8 bytes		
MCx[2]	7 to 0		R/W	The initial value of these bits is undefined; they		
MCx[3]	7 to 0	_	R/W	must be initialized (by writing 0 or 1).		
MCx[4]	7 to 0	_	R/W			
MCx[5]	7 to 5	ID-20 to ID-18	R/W	Sets ID-20 to ID-18 in the identifier.		
	4	RTR	R/W	Remote Transmission Request		
				Used to distinguish between data frames and remote frames.		
				0: Data frame		
				1: Remote frame		
	3	IDE	R/W	Identifier Extension		
				Used to distinguish between the standard format and extended format of data frames and remote frames.		
				0: Standard format		
				1: Extended format		
	2	_	R/W	The initial value of this bit is undefined. It must be initialized by writing 0 or 1.		
	1 to 0	ID-17 to ID-16	R/W	Sets ID-17 and ID-16 in the identifier.		
MCx[6]	7 to 0	ID-28 to ID-21	R/W	Sets ID-28 to ID-21 in the identifier.		
MCx[7]	7 to 0	ID-7 to ID-0	R/W	Sets ID-7 to ID-0 in the identifier.		
MCx[8]	7 to 0	ID-15 to ID-8	R/W	Sets ID-15 to ID-8 in the identifier.		

Note: x: Mailbox number

Rev. 2.00, 05/04, page 292 of 442



11.3.19 Message Data (MD0 to MD15)

The message data register sets consist of eight 8-bit registers for one mailbox. The HCAN has 16 sets of these registers. Because message data registers are in RAM, their initial values after poweron are undefined. Be sure to initialize them by writing 0 or 1. Figure 11.5 shows the register names for each mailbox.

		1	1					1
Mail box 0	MD0[1]	MD0[2]	MD0[3]	MD0[4]	MD0[5]	MD0[6]	MD0[7]	MD0[8]
Mail box 1	MD1[1]	MD1[2]	MD1[3]	MD1[4]	MD1[5]	MD1[6]	MD1[7]	MD1[8]
Mail box 2	MD2[1]	MD2[2]	MD2[3]	MD2[4]	MD2[5]	MD2[6]	MD2[7]	MD2[8]
Mail box 3	MD3[1]	MD3[2]	MD3[3]	MD3[4]	MD3[5]	MD3[6]	MD3[7]	MD3[8]
	1	1						1
		 					I I	
Mail box 15	MD15[1]	MD15[2]	MD15[3]	MD15[4]	MD15[5]	MD15[6]	MD15[7]	MD15[8]

Figure 11.5 Message Data Configuration

11.3.20 HCAN Monitor Register (HCANMON)

HCANMON enables/disables an interrupt by the HCAN reception, controls transmit stop by the HTxD pin, and reflects the states of the HCAN pins.



Bit	Bit Name	Initial Value	R/W	Description
7	RxDIE	0	R/W	HRxD Interrupt Enable
				Selects whether the IRQ2 interrupt is input from the PF0 pin or HRxD pin.
				0: IRQ2 interrupt generated by input of the PF0 pin
				1: IRQ2 interrupt generated by input of the HRxD pin
6	TxSTP	0	R/W	HTxD Transmit Stop
				Controls the transmit stop by the HTxD pin.
				0: The HTxD pin enables transmission.
				1: The HTxD pin is fixed to output 1 and transmission is stopped.
5 to 2	_	Undefined		Reserved
				The read value is undefined. These bits cannot be modified.
1	TxD	Undefined	R	Transmission Pin
				The state of the HTxD pin is read. This bit cannot be modified.
0	RxD	Undefined	R	Reception Pin
				The state of the HRxD pin is read. This bit cannot be modified.



11.4 Operation

11.4.1 Hardware and Software Resets

The HCAN can be reset by a hardware reset or software reset.

Hardware Reset

At power-on reset, or in hardware or software standby mode, the HCAN is initialized by automatically setting the MCR reset request bit (MCR0) in MCR and the reset state bit (GSR3) in GSR. At the same time, all internal registers, except for message control and message data registers, are initialized by a hardware reset.

Software Reset

The HCAN can be reset by setting the MCR reset request bit (MCR0) in MCR via software. In a software reset, the error counters (TEC and REC) are initialized, however other registers are not. If the MCR0 bit is set while the CAN controller is performing a communication operation (transmission or reception), the initialization state is not entered until message transfer has been completed. The reset status bit (GSR3) in GSR is set on completion of initialization.

11.4.2 Initialization after Hardware Reset

After a hardware reset, the following initialization processing should be carried out:

- 1. Clearing of IRR0 bit in the interrupt register (IRR)
- 2. Bit rate setting
- 3. Mailbox transmit/receive settings
- 4. Mailbox (RAM) initialization
- 5. Message transmission method setting

These initial settings must be made while the HCAN is in bit configuration mode. Configuration mode is a state in which the GSR3 bit in GSR is set to 1 by a reset. Configuration mode is exited by clearing the MCR0 bit in MCR to 0; when the MCR0 bit is cleared to 0, the HCAN automatically clears the GSR3 bit in GSR. There is a delay between clearing the MCR0 bit and clearing the GSR3 bit because the HCAN needs time to be internally reset, there is a delay between clearing of the MCR0 bit and GSR3 bit. After the HCAN exits configuration mode, the power-up sequence begins, and communication with the CAN bus is possible as soon as 11 consecutive recessive bits have been detected.

IRRO Clearing: The reset interrupt flag (IRRO) is always set after a power-on reset or recovery from software standby mode. As an HCAN interrupt is initiated immediately when interrupts are enabled, IRRO should be cleared.



Rev. 2.00, 05/04, page 295 of 442




Figure 11.6 Hardware Reset Flowchart







Figure 11.7 Software Reset Flowchart



RENESAS

Bit Rate and Bit Timing Settings: The bit rate and bit timing settings are made in the bit configuration register (BCR). Settings should be made such that all CAN controllers connected to the CAN bus have the same baud rate and bit width. The 1-bit time consists of the total of the settable time quantum (tq).




Figure 11.8 Detailed Description of One Bit

SYNC_SEG is a segment for establishing the synchronization of nodes on the CAN bus. Normal bit edge transitions occur in this segment. PRSEG is a segment for compensating for the physical delay between networks. PHSEG1 is a buffer segment for correcting phase drift (positive). This segment is extended when synchronization (resynchronization) is established. PHSEG2 is a buffer segment for correcting phase drift (negative). This segment is shortened when synchronization (resynchronization) is established. Limits on the settable value (TSEG1, TSEG2, BRP, sample point, and SJW) are shown in table 11.2.

Name	Abbreviation	Min. Value	Max. Value
Time segment 1	TSEG1	B'0011* ²	B'1111
Time segment 2	TSEG2	B'001* ³	B'111
Baud rate prescaler	BRP	B'000000	B'111111
Bit sample point	BSP	B'0	B'1
Re-synchronization jump width	SJW* ¹	B'00	B'11

Table 11.2 Limits for Settable Value

Notes: 1. SJW is stipulated in the CAN specifications:

 $3 \geq SJW \geq 0$

2. The minimum value of TSEG2 is stipulated in the CAN specifications: TSEG2 \geq SJW

 The minimum value of TSEG1 is stipulated in the CAN specifications: TSEG1 > TSEG2

RENESAS

Time Quanta (TQ) is an integer multiple of the number of system clocks, and is determined by the baud rate prescaler (BRP) as follows. f_{CLK} is the system clock frequency.

 $TQ = 2 \times (BPR \text{ setting} + 1)/f_{CLK}$

The following formula is used to calculate the 1-bit time and bit rate.

1-bit time = $TQ \times (3 + TSEG1 + TSEG2)$ Bit rate = 1/Bit time = $f_{CLK} / \{2 \times (BPR \text{ setting } + 1) \times (3 + TSEG1 + TSEG2)\}$

Note: $f_{CLK} = \phi$ (system clock) A BCR value is used for BRP, TSEG1, and TSEG2.

Example: With a system clock of 24 MHz, a BRP setting of B'000000, a TSEG1 setting of B'0101, and a TSEG2 setting of B'100:

Bit rate = $24/\{2 \times (0+1) \times (3+5+4)\} = 1$ Mbps

Table 11.3	Setting Range	for TSEG1 an	d TSEG2 in BCR
I WOIV IIIU	Detting mange	IOI IDEGI un	

		TSEG2 (BCR[14:12])							
		001	010	011	100	101	110	111	
TSEG1	0011	No	Yes	No	No	No	No	No	
(BCR[11:8])	0100	Yes*	Yes	Yes	No	No	No	No	
	0101	Yes*	Yes	Yes	Yes	No	No	No	
	0110	Yes*	Yes	Yes	Yes	Yes	No	No	
	0111	Yes*	Yes	Yes	Yes	Yes	Yes	No	
	1000	Yes*	Yes	Yes	Yes	Yes	Yes	Yes	
	1001	Yes*	Yes	Yes	Yes	Yes	Yes	Yes	
	1010	Yes*	Yes	Yes	Yes	Yes	Yes	Yes	
	1011	Yes*	Yes	Yes	Yes	Yes	Yes	Yes	
	1100	Yes*	Yes	Yes	Yes	Yes	Yes	Yes	
	1101	Yes*	Yes	Yes	Yes	Yes	Yes	Yes	
	1110	Yes*	Yes	Yes	Yes	Yes	Yes	Yes	
	1111	Yes*	Yes	Yes	Yes	Yes	Yes	Yes	

Notes: The time quantum value for TSEG1 and TSEG2 is the TSEG value + 1.

* Only a value other than BRP[13:8] = B'000000 can be set.

Mailbox Transmit/Receive Settings: The HCAN has 16 mailboxes. Mailbox 0 is receive-only, while mailboxes 1 to 15 can be set for transmission or reception. The Initial status of mailboxes 1 to 15 is for transmission. Mailbox transmit/receive settings are not initialized by a software reset.

Rev. 2.00, 05/04, page 299 of 442



Clearing a bit to 0 in the mailbox configuration register (MBCR) designates the corresponding mailbox for transmission use, whereas a setting of 1 in MBCR designates the corresponding mailbox for reception use. When setting mailboxes for reception, in order to improve message reception efficiency, high-priority messages should be set in low-to-high mailbox order.

Mailbox (Message Control/Data) Initial Settings: Message control/data are held in RAM, and so their initial values are undefined after power is supplied. Initial values must therefore be set in all the mailboxes (by writing 0s or 1s).

Setting the Message Transmission Method: The following two kinds of message transmission methods are available.

- Transmission order determined by message identifier priority
- Transmission order determined by mailbox number priority


Either of the message transmission methods can be selected with the message transmission method bit (MCR2) in the master control register (MCR): When messages are set to be transmitted according to the message identifier priority, if several messages are designated as waiting for transmission (TXPR = 1), the message with the highest priority in the message identifier is stored in the transmit buffer. CAN bus arbitration is then carried out for the message stored in the transmit buffer, and the message is transmitted when the transmission right is acquired. When the TXPR bit is set, the highest-priority message is found and stored in the transmit buffer.


When messages are set to be transmitted according to the mailbox number proiority, if several messages are designated as waiting for transmission (TXPR = 1), messages are stored in the transmit buffer in low-to-high mailbox order. CAN bus arbitration is then carried out for the message stored in the transmit buffer, and the message is transmitted when the transmission right is acquired.



11.4.3 Message Transmission

Messages are transmitted using mailboxes 1 to 15. The transmission procedure after initial settings is described below, and a transmission flowchart is shown in figure 11.9.





RENESAS

Rev. 2.00, 05/04, page 301 of 442

CPU Interrupt Source Settings: The CPU interrupt source is set by the interrupt mask register (IMR) and mailbox interrupt mask register (MBIMR). Transmission acknowledge and transmission abort acknowledge interrupts can be generated for individual mailboxes in the mailbox interrupt mask register (MBIMR).

Arbitration Field Setting: The arbitration field is set by message control registers MCx[5] to MCx[8] in a transmit mailbox. For a standard format, an 11-bit identifier (ID-28 to ID-18) and the RTR bit are set, and the IDE bit is cleared to 0. For an extended format, a 29-bit identifier (ID-28 to ID-0) and the RTR bit are set, and the IDE bit is set to 1.

Control Field Setting: In the control field, the byte length of the data to be transmitted is set within the range of zero to eight bytes. The register to be set is the message control register MCx[1] in a transmit mailbox.

Data Field Setting: In the data field, the data to be transmitted is set within the range zero to eight. The registers to be set are the message data registers MDx[1] to MDx[8]. The byte length of the data to be transmitted is determined by the data length code in the control field. Even if data exceeding the value set in the control field is set in the data field, up to the byte length set in the control field will actually be transmitted.

Message Transmission: If the corresponding mailbox transmit wait bit (TXPR1 to TXPR15) in the transmit wait register (TXPR) is set to 1 after message control and message data registers have been set, the message enters transmit wait state. If the message is transmitted error-free, the corresponding acknowledge bit (TXACK1 to TXACK15) in the transmit acknowledge register (TXACK) is set to 1, and the corresponding transmit wait bit (TXPR1 to TXPR15) in the transmit wait register (TXPR) is automatically cleared to 0. Also, if the corresponding bit (MBIMR1-MBIMR15) in the mailbox interrupt mask register (MBIMR) and the mailbox empty interrupt bit (IRR8) in the interrupt mask register (IMR) are both simultaneously set to enable interrupts, interrupts may be sent to the CPU.

If transmission of a transmit message is aborted in the following cases, the message is retransmitted automatically:

- CAN bus arbitration failure (failure to acquire the bus)
- Error during transmission (bit error, stuff error, CRC error, frame error, or ACK error)

Message Transmission Cancellation: Transmission cancellation can be specified for a message stored in a mailbox as a transmit wait message. A transmit wait message is canceled by setting the bit for the corresponding mailbox (TXCR1 to TXCR15) to 1 in the transmit cancel register (TXCR). Clearing the transmit wait register (TXPR) does not cancel transmission. When cancellation is executed, the transmit wait register (TXPR) is automatically reset, and the corresponding bit is set to 1 in the abort acknowledge register (ABACK). An interrupt to the CPU can be requested, and if the mailbox empty interrupt (IRR8) is enabled for the bits (MBIMR1 to

Rev. 2.00, 05/04, page 302 of 442



MBIMR15) corresponding to the mailbox interrupt mask register (MBIMR) and interrupt mask register (IMR), interrupts may be sent to the CPU.

However, a transmit wait message cannot be canceled at the following times:

- During internal arbitration or CAN bus arbitration
- During data frame or remote frame transmission

Figure 11.10 shows a flowchart for transmit message cancellation.




Figure 11.10 Transmit Message Cancellation Flowchart

RENESAS

Rev. 2.00, 05/04, page 303 of 442

11.4.4 Message Reception

The reception procedure after initial settings is described below. A reception flowchart is shown in figure 11.11.




Figure 11.11 Reception Flowchart



CPU Interrupt Source Settings: CPU interrupt source settings are made in the interrupt mask register (IMR) and mailbox interrupt register (MBIMR). The message to be received is also specified. Data frame and remote frame receive wait interrupt requests can be generated for individual mailboxes in the MBIMR.

Arbitration Field Setting: To receive a message, the message identifier must be set in advance in the message control registers (MCx[1] to MCx[8]) for the receiving mailbox. When a message is received, all the bits in the receive message identifier are compared with those in each message control register identifier, and if a 100% match is found, the message is stored in the matching mailbox. Mailbox 0 has a local acceptance filter mask (LAFM) that allows Don't care settings to be made. The LAFM setting can be made only for mailbox 0. By making the Don't care setting for all the bits in the receive message identifier, messages of multiple identifiers can be received.

Examples:

• When the identifier of mailbox 1 is 010_1010_1010 (standard format), only one kind of message identifier can be received by mailbox 1:

Identifier 1: 010_1010_1010

• When the identifier of mailbox 0 is 010_1010_1010 (standard format) and the LAFM setting is 000_0000_0011 (0: Care, 1: Don't care), a total of four kinds of message identifiers can be received by mailbox 0:

Identifier 1:	010_1010_1000
Identifier 2:	010_1010_1001
Identifier 3:	010_1010_1010
Identifier 4:	010_1010_1011

Message Reception: When a message is received, a CRC check is performed automatically. If the result of the CRC check is normal, ACK is transmitted in the ACK field irrespective of whether the message can be received or not.

• Data frame reception

If the received message is confirmed to be error-free by the CRC check, the identifier in the mailbox (and also LAFM in the case of mailbox 0 only) and the identifier of the receive message, are compared. If a complete match is found, the message is stored in the mailbox. The message identifier comparison is carried out on each mailbox in turn, starting with mailbox 0 and ending with mailbox 15. If a complete match is found, the comparison ends at that point, the message is stored in the matching mailbox, and the corresponding receive complete bit (RXPR0 to RXPR15) is set in the receive complete register (RXPR). However, when a mailbox 0 LAFM comparison is carried out, even if the identifier matches, the mailbox comparison sequence does not end at that point, but continues with mailbox 1 and then the remaining mailboxes. It is therefore possible for a message matching mailbox 0 to be received by another mailbox. Note that the same message cannot be stored in more than one of mailboxes 1 to 15. On receiving a message, a CPU interrupt request may be generated



Rev. 2.00, 05/04, page 305 of 442

depending on the mailbox interrupt mask register (MBIMR) and interrupt mask register (IMR) settings.

• Remote frame reception

Two kinds of messages—data frames and remote frames—can be stored in mailboxes. A remote frame differs from a data frame in that the remote transmission request bit (RTR) in the message control register and the data field is 0 bytes long. The data length to be returned in a data frame must be stored in the data length code (DLC) in the control field.

When a remote frame (RTR = recessive) is received, the corresponding bit is set in the remote request wait register (RFPR). If the corresponding bit (MBIMR0 to MBIMR15) in the mailbox interrupt mask register (MBIMR) and the remote frame request interrupt mask (IRR2) in the interrupt mask register (IMR) are set to the interrupt enable value at this time, an interrupt can be sent to the CPU.

Unread Message Overwrite: If the receive message identifier matches the mailbox identifier, the receive message is stored in the mailbox regardless of whether the mailbox contains an unread message or not. If a message overwrite occurs, the corresponding bit (UMSR0 to UMSR15) is set in the unread message register (UMSR). In overwriting an unread message, when a new message is received before the corresponding bit in the receive complete register (RXPR) has been cleared, the unread message register (UMSR) is set. If the unread interrupt flag (IRR9) in the interrupt mask register (IMR) is set to the interrupt enable value at this time, an interrupt can be sent to the CPU. Figure 11.12 shows a flowchart for unread message overwriting.





Figure 11.12 Unread Message Overwrite Flowchart

Rev. 2.00, 05/04, page 306 of 442



11.4.5 HCAN Sleep Mode

The HCAN is provided with an HCAN sleep mode that places the HCAN module in the sleep state in order to reduce current consumption. Figure 11.13 shows a flowchart of the HCAN sleep mode.





Rev. 2.00, 05/04, page 307 of 442



HCAN sleep mode is entered by setting the HCAN sleep mode bit (MCR5) to 1 in the master control register (MCR). If the CAN bus is operating, the transition to HCAN sleep mode is delayed until the bus becomes idle.

Either of the following methods of clearing HCAN sleep mode can be selected:

- Clearing by software
- Clearing by CAN bus operation

Eleven recessive bits must be received after HCAN sleep mode is cleared before CAN bus communication is re-enabled.

Clearing by Software: HCAN sleep mode is cleared by writing a 0 to MCR5 from the CPU.

Clearing by CAN Bus Operation: The cancellation method is selected by the MCR7 bit setting in MCR. Clearing by CAN bus operation occurs automatically when the CAN bus performs an operation and this change is detected. In this case, the first message is not stored in a mailbox; messages will be received normally from the second message onward. When a change is detected on the CAN bus in HCAN sleep mode, the bus operation interrupt flag (IRR12) is set in the interrupt register (IRR). If the bus interrupt mask (IMR12) in the interrupt mask register (IMR) is set to the interrupt enable value at this time, an interrupt can be sent to the CPU.

11.4.6 HCAN Halt Mode

The HCAN halt mode is provided to enable mailbox settings to be changed without performing an HCAN hardware or software reset. Figure 11.14 shows a flowchart of the HCAN halt mode.




Figure 11.14 HCAN Halt Mode Flowchart



HCAN halt mode is entered by setting the halt request bit (MCR1) to 1 in the master control register (MCR). If the CAN bus is operating, the transition to HCAN halt mode is delayed until the bus becomes idle.

HCAN halt mode is cleared by clearing MCR1 to 0.

11.5 Interrupt Sources

Table 11.4 lists the HCAN interrupt sources. With the exception of the reset processing vector (IRR0), these sources can be masked. Masking is implemented using the mailbox interrupt mask register (MBIMR), interrupt mask register (IMR), and IRQ enable register (IER). For details on the interrupt vector of each interrupt source, refer to section 5, Interrupt Controller.

Name	Description	Interrupt Flag
ERS0/OVR0	Error passive interrupt (TEC \ge 128 or REC \ge 128)	IRR5
	Bus off interrupt (TEC \ge 256)	IRR6
	Reset process interrupt by power-on reset	IRR0
	Remote frame reception	IRR2
	Error warning interrupt (TEC \ge 96)	IRR3
	Error warning interrupt (REC \geq 96)	IRR4
	Overload frame transmission	IRR7
	Unread message overwrite	IRR9
	Detection of CAN bus operation in HCAN sleep mode	IRR12
RM0	Mailbox 0 message reception	IRR1
RM1	Mailbox 1 to 15 message reception	IRR1
SLE0	Message transmission/cancellation	IRR8
IRQ2	Generation of IRQ2 interrupt from HRxD input pin by setting RxDIE bit in HCANMON to 1	IRQ2F

Table 11.4 HCAN Interrupt Sources



11.6 CAN Bus Interface

A bus transceiver IC is necessary to connect this chip to a CAN bus. A Philips PCA82C250 transceiver IC is recommended. Any other product must be compatible with the PCA82C250. Figure 11.15 shows a sample connection diagram.




Figure 11.15 High-Speed Interface Using PCA82C250

11.7 Usage Notes

11.7.1 Module Stop Mode Setting

HCAN operation can be disabled or enabled using the module stop control register. The initial setting is for HCAN operation to be halted. Register access is enabled by clearing module stop mode. For details, refer to section 16, Power-Down Modes.

11.7.2 Reset

The HCAN is reset by a power-on reset, in hardware standby mode, and in software standby mode. All the registers are initialized in a reset, however mailboxes (message control (MCx[x])/message data (MDx[x])) are not. After power-on, mailboxes (message control (MCx[x])/message data (MDx[x])) are initialized, and their values are undefined. Therefore, mailbox initialization must always be carried out after a power-on reset, a transition to hardware standby mode, or software standby mode. The reset interrupt flag (IRR0) is always set after a power-on reset or recovery from software standby mode. As this bit cannot be masked in the interrupt mask register (IMR), if HCAN interrupt enabling is set in the interrupt controller without clearing the flag, an HCAN interrupt will be initiated immediately. IRR0 should therefore be cleared during initialization.

Rev. 2.00, 05/04, page 310 of 442



11.7.3 HCAN Sleep Mode

The bus operation interrupt flag (IRR12) in the interrupt register (IRR) is set by CAN bus operation in HCAN sleep mode. Therefore, this flag is not used by the HCAN to indicate sleep mode release. Note that the reset status bit (GSR3) in the general status register (GSR) is set in sleep mode.

11.7.4 Interrupts

When the mailbox interrupt mask register (MBIMR) is set, the interrupt register (IRR8, 2, 1) is not set by reception completion, transmission completion, or transmission cancellation for the set mailboxes.

11.7.5 Error Counters

In the case of error active and error passive, REC and TEC normally count up and down. In the bus-off state, 11-bit recessive sequences are counted (REC + 1) using REC. If REC reaches 96 during the count, IRR4 and GSR1 are set.

11.7.6 Register Access

Byte or word access can be used on all HCAN registers. Longword access cannot be used.

11.7.7 HCAN Medium-Speed Mode

In medium-speed mode, neither read nor write is possible for the HCAN registers.

11.7.8 Register Hold in Standby Modes

All HCAN registers, excluding message control and message data registers, are initialized in hardware standby mode and software standby mode.

11.7.9 Use on Bit Manipulation Instructions

Since the HCAN status flag is cleared by writing 1, do not use the bit manipulation instructions to clear the flag. To clear the flag, use the MOV instructions and write 1 only to the bit to be cleared.



Rev. 2.00, 05/04, page 311 of 442

11.7.10 HCAN TXCR Operation

- 1. When the transmit wait cancel register (TXCR) is used to cancel a transmit wait message in a transmit wait mailbox, the corresponding bit to TXCR and the transmit wait register (TXPR) may not be cleared even if transmission is canceled. This occurs when the following conditions are all satisfied.
- The HRxD pin is stucked to 1 because of a CAN bus error, etc.
- There is at least one mailbox waiting for transmission or being transmitted.
- The message transmission in a mailbox being transmitted is canceled by TXCR. If this occurs, transmission is canceled. However, since TXPR and TXCR states are indicated wrongly that a message is being cancelled, transmission cannot be restarted even if the stack state of the HRxD pin is canceled and the CAN bus recovers the normal state. If there are at least two transmission messages, a message which is not being transmitted is canceled and a message being transmitted retains its state.

To avoid this, one of the following countermeasures must be executed.

- Transmission must not be canceled by TXCR. When transmission is normally completed after the CAN bus has recovered, TXPR is cleared and the HCAN recovers the normal state.
- To cancel transmission, the corresponding bit to TXCR must be written to 1 continuously until the bit becomes 0. TXPR and TXCR are cleared and the HCAN recovers the normal state.
- 2. When the bus-off state is entered while TXPR is set and the transmit wait state is entered, the internal state machine does not operate even if TXCR is set during the bus-off state. Therefore transmission cannot be canceled. The message can be canceled when one message is transmitted or a transmission error occurs after the bus-off state is recovered. To clear a message after the bus-off state is recovered, the following countermeasure must be executed.
- A transmit wait message must be cleared by resetting the HCAN during the bus-off period. To reset the HCAN, the module stop bit (MSTPC3 in MSTPCRC) must be set or cleared. In this case, the HCAN is entirely reset. Therefore the initial settings must be made again.

Rev. 2.00, 05/04, page 312 of 442



11.7.11 HCAN Transmit Procedure

When transmission is set while the bus is in the idle state, if the next transmission is set or the set transmission is canceled under the following conditions within 50 μ s, the transmit message ID of being set may be damaged.

- When the second transmission has the message whose priority is higher than the first one
- When the message of the highest priority is canceled in the first transmission

Make whichever setting shown below to avoid the message IDs from being damaged.

- Set transmission in one TXPR. After transmission of all transmit messages is completed, set transmission again (mass transmission setting). The interval between transmission settings should be 50 µs or longer.
- Make the transmission setting according to the priority of transmit messages.
- Set the interval to be 50 μs or longer between TXPR and another TXPR or between TXPR and TXCR.

Table 11.5 Interval Limitation between TXPR and TXPR or between TXPR and TXCR

Baud Rate (bps)	Set Interval (μs)
1 M	50
500 k	50
250 k	50

11.7.12 Canceling HCAN Reset

Before canceling software reset mode for HCAN (MCR0 = 0), confirm that the reset status bit (GSR3) is set to 1.

11.7.13 Accessing Mailbox in HCAN Sleep Mode

The mailboxes should not be accessed in HCAN sleep mode. If mailboxes are accessed in HCAN sleep mode, the CPU may stop. When registers are accessed in HCAN sleep mode, the CPU does not stop. When mailboxes are accessed in modes other than sleep mode, the CPU does not stop.



Rev. 2.00, 05/04, page 313 of 442

Rev. 2.00, 05/04, page 314 of 442



Section 12 A/D Converter

This LSI includes a successive approximation type 10-bit A/D converter that allows up to 16 analog input channels to be selected. The block diagram of the A/D converter is shown in figure 12.1.

12.1 Features

- 10-bit resolution
- 16 input channels
- Conversion time: 11.08 µs per channel (at 24 MHz operation)
- Two operating modes
 - Single mode: Single-channel A/D conversion
 - Scan mode: Continuous A/D conversion on 1 to 4 channels
- Four data registers
 - Conversion results are held in a 16-bit data register for each channel
- Sample and hold function
- Three methods conversion start
 - Software
 - 16-bit timer pulse unit (TPU) conversion start trigger
 - External trigger signal
- Interrupt request
 - An A/D conversion end interrupt request (ADI) can be generated

RENESAS

• Module stop mode can be set




Figure 12.1 Block Diagram of A/D Converter

Rev. 2.00, 05/04, page 316 of 442

RENESAS

12.2 Input/Output Pins

Table 12.1 summarizes the input pins used by the A/D converter. The 16 analog input pins are divided into four channel sets and four groups; analog input pins 0 to 3 (AN0 to AN3) comprising group 0, analog input pins 4 to 7 (AN4 to AN7) comprising group 1, analog input pins 8 to 11 (AN8 to AN11) comprising group 2, and analog input pins 12 to 15 (AN12 to AN15) comprising group 3. The AVcc and AVss pins are the power supply pins for the analog block in the A/D converter.

Pin Name	Symbol	I/O	Function
Analog power supply pin	AV _{CC}	Input	Analog block power supply and reference voltage
Analog ground pin	AV _{SS}	Input	Analog block ground and reference voltage
Analog input pin 0	AN0	Input	Group 0 analog input pins
Analog input pin 1	AN1	Input	_
Analog input pin 2	AN2	Input	_
Analog input pin 3	AN3	Input	_
Analog input pin 4	AN4	Input	Group 1 analog input pins
Analog input pin 5	AN5	Input	_
Analog input pin 6	AN6	Input	_
Analog input pin 7	AN7	Input	_
Analog input pin 8	AN8	Input	Group 2 analog input pins
Analog input pin 9	AN9	Input	_
Analog input pin 10	AN10	Input	_
Analog input pin 11	AN11	Input	_
Analog input pin 12	AN12	Input	Group 3 analog input pins
Analog input pin 13	AN13	Input	_
Analog input pin 14	AN14	Input	_
Analog input pin 15	AN15	Input	—
A/D external trigger input pin	ADTRG	Input	External trigger input pin for starting A/D conversion

Table 12.1 Pin Configuration



12.3 Register Descriptions

The A/D converter has the following registers. The MSTPA1 bit in the module stop control register A (MSTPCRA) specifies the modes of this module as module stop mode. For details on MSTPCRA, refer to 16.1.3, Module Stop Control Registers A to C (MSTPCRA to MSTPCRC).

- A/D data register A (ADDRA)
- A/D data register B (ADDRB)
- A/D data register C (ADDRC)
- A/D data register D (ADDRD)
- A/D control/status register (ADCSR)
- A/D control register (ADCR)

12.3.1 A/D Data Registers A to D (ADDRA to ADDRD)

There are four 16-bit read-only ADDR registers; ADDRA to ADDRD, used to store the results of A/D conversion. The ADDR registers, which store a conversion result for each channel, are shown in table 12.2.

The converted 10-bit data is stored in bits 6 to 15. The lower 6 bits are always read as 0.

The data bus between the CPU and the A/D converter is 8 bits wide. The upper byte can be read directly from the CPU, however the lower byte should be read via a temporary register. The temporary register contents are transferred from the ADDR when the upper byte data is read. When reading the ADDR, read the upper byte before the lower byte, or read in word unit. When only the lower byte is read, the contents are not guaranteed.

	Analog			
C	CH3 = 0	(CH3 = 1	A/D Data Register to
Group 0 (CH2 = 0)	Group 1 (CH2 = 1)	Group 2 (CH2 = 0)	Group 3 (CH2 = 1)	be Stored Results of A/D Conversion
AN0	AN4	AN8	AN12	ADDRA
AN1	AN5	AN9	AN13	ADDRB
AN2	AN6	AN10	AN14	ADDRC
AN3	AN7	AN11	AN15	ADDRD

Table 12.2 Analog Input Channels and Corresponding ADDR Registers

12.3.2 A/D Control/Status Register (ADCSR)

ADCSR controls A/D conversion operations.

Rev. 2.00, 05/04, page 318 of 442



Bit	Bit Name	Initial Value	R/W	Description	
7	ADF	0	R/(W)	•	
1	ADF	0	r/(vv)	A/D End Flag A status flag that indicates the end of A/D conversion.	
				[Setting conditions]	
				When A/D conversion ends	
				 When A/D conversion ends on all specified channels 	
				[Clearing condition]	
				• When 0 is written after reading ADF = 1	
6	ADIE	0	R/W	A/D Interrupt Enable	
				A/D conversion end interrupt (ADI) request enabled when 1 is set	
5	ADST	0	R/W	A/D Start	
				Clearing this bit to 0 stops A/D conversion, and the A/D converter enters the wait state.	
				Setting this bit to 1 starts A/D conversion. In single mode, this bits is cleared to 0 automatically when conversion on the specified channel is complete. In scan mode, conversion continues sequentially on the specified channels until this bit is cleared to 0 by software, a reset, or a transition to software standby mode, hardware standby mode or module stop mode.	
4	SCAN	0	R/W	Scan Mode	
				Selects single mode or scan mode as the A/D conversion operating mode.	
				0: Single mode	
				1: Scan mode	



		Initial							
Bit	Bit Name	Value	R/W	Description					
3	CH3	0	R/W	Channel Select 3 to 0					
2	CH2	0	R/W	These bits select analog input channels.					
1	CH1	0	R/W	When SCAN = 0	When SCAN = 1				
0	CH0	0	R/W	0000: AN0	0000: AN0				
				0001: AN1	0001: AN0, AN1				
				0010: AN2	0010: AN0 to AN2				
				0011: AN3	0011: AN0 to AN3				
				0100: AN4	0100: AN4				
				0101: AN5	0101: AN4, AN5				
				0110: AN6	0110: AN4 to AN6				
				0111: AN7	0111: AN4 to AN7				
				1000: AN8	1000: AN8				
				1001: AN9	1001: AN8, AN9				
				1010: AN10	1010: AN8 to AN10				
				1011: AN11	1011: AN8 to AN11				
				1100: AN12	1100: AN12				
				1101: AN13	1101: AN12, AN13				
				1110: AN14	1110: AN12 to AN14				
				1111: AN15	1111: AN12 to AN15				

12.3.3 A/D Control Register (ADCR)

ADCR enables A/D conversion started by an external trigger signal.

Bit	Bit Name	Initial Value	R/W	Description	
7	TRGS1	0	R/W	Timer Trigger Select 1 and 0	
6	TRGS0	0	R/W	Enables the start of A/D conversion by a trigger signal. Only set bits TRGS0 and TRGS1 while conversion is stopped (ADST = 0).	
				00: A/D conversion start by software is enabled	
				01: A/D conversion start by TPU conversion start trigger is enabled	
				10: Setting prohibited	
				 A/D conversion start by external trigger pin (ADTRG) is enabled 	
5, 4		All 1	_	Reserved	
				These bits are always read as 1.	
3	CKS1	0	R/W	Clock Select 1 and 0	
2	CKS0	0	R/W	These bits specify the A/D conversion time. The conversion time should be changed only when ADST = 0. Specify a setting that gives a value within the range shown in table 18.7.	
				00: Conversion time = 530 states (max.)	
				01: Conversion time = 266 states (max.)	
				10: Conversion time = 134 states (max.)	
				11: Conversion time = 68 states (max.)	
1, 0		All 1	_	Reserved	
_				These bits are always read as 1.	



12.4 Operation

The A/D converter operates by successive approximation with 10-bit resolution. It has two operating modes; single mode and scan mode. When changing the operating mode or analog input channel, in order to prevent incorrect operation, first clear the bit ADST to 0 in ADCSR. The ADST bit can be set at the same time as the operating mode or analog input channel is changed.

12.4.1 Single Mode


In single mode, A/D conversion is to be performed only once on the specified single channel. The operations are as follows.

- 1. A/D conversion is started when the ADST bit is set to 1, according to software or external trigger input.
- 2. When A/D conversion is completed, the result is transferred to the corresponding A/D data register to the channel.
- 3. On completion of conversion, the ADF bit in ADCSR is set to 1. If the ADIE bit is set to 1 at this time, an ADI interrupt request is generated.
- 4. The ADST bit remains set to 1 during A/D conversion. When A/D converion ends, the ADST bit is automatically cleared to 0 and the A/D converter enters the wait state.

12.4.2 Scan Mode

In scan mode, A/D conversion is to be performed sequentially on the specified channels (four channels maximum). The operations are as follows.

- 1. When the ADST bit is set to 1 by software, TPU or external trigger input, A/D conversion starts on the first channel in the group (AN0 when CH3 and CH2 = 00, AN4 when CH3 and CH2 = 01, AN8 when CH3 and CH2 = 10, or AN12 when CH3 and CH2 = 11).
- 2. When A/D conversion for each channel is completed, the result is sequentially transferred to the A/D data register corresponding to each channel.
- 3. When conversion of all the selected channels is completed, the ADF flag is set to 1. If the ADIE bit is set to 1 at this time, an ADI interrupt is requested after A/D conversion ends. Conversion of the first channel in the group starts again.
- 4. Steps [2] to [3] are repeated as long as the ADST bit remains set to 1. When the ADST bit is cleared to 0, A/D conversion stops and the A/D converter enters the wait state.





12.4.3 Input Sampling and A/D Conversion Time

The A/D converter has a built-in sample-and-hold circuit. The A/D converter samples the analog input when the A/D conversion start delay time (t_D) has passed after the ADST bit is set to 1, then starts conversion. Figure 12.2 shows the A/D conversion timing. Table 12.3 shows the A/D conversion time.

As indicated in figure 12.2, the A/D conversion time (t_{CONV}) includes t_D and the input sampling time (t_{SPL}). The length of t_D varies depending on the timing of the write access to ADCSR. The total conversion time therefore varies within the ranges indicated in table 12.3.

In scan mode, the values given in table 12.3 apply to the first conversion time. The values given in table 12.4 apply to the second and subsequent conversions. In both cases, set bits CKS1 and CKS0 in ADCR to give an A/D conversion time within the range shown in table 18.7.




Figure 12.2 A/D Conversion Timing

RENESAS




Table 12.3 A/D Conversion Time (Single Mode)

	CKS			61 = 0			CKS1 = 1						
		C	KS0 :	= 0	CKS0 = 1			CKS0 = 0			CKS0 = 1		
Item	Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.
A/D conversion start delay	t _D	18	—	33	10	—	17	6	—	9	4	—	5
Input sampling time	t _{SPL}	_	127	_	_	63	_	_	31	_	_	15	_
A/D conversion time	t _{CONV}	515	—	530	259	—	266	131		134	67	—	68

Note: All values indicate the number of states.

Table 12.4 A/D Conversion Time (Scan Mode)

CKS1	CKS0	Conversion Time (State)
0 0		512 (Fixed)
	1	256 (Fixed)
1	0	128 (Fixed)
	1	64 (Fixed)



12.4.4 External Trigger Input Timing

A/D conversion can be externally triggered. When the TRGS0 and TRGS1 bits are set to 11 in ADCR, external trigger input is enabled at the $\overline{\text{ADTRG}}$ pin. A falling edge at the $\overline{\text{ADTRG}}$ pin sets the ADST bit to 1 in ADCSR, starting A/D conversion. Other operations, in both single and scan modes, are the same as when the bit ADST has been set to 1 by software. Figure 12.3 shows the timing.




Figure 12.3 External Trigger Input Timing

12.5 Interrupt Sources

The A/D converter generates an A/D conversion end interrupt (ADI) at the end of A/D conversion. Setting the ADIE bit to 1 enables ADI interrupt requests while the bit ADF in ADCSR is set to 1 after A/D conversion is completed.

Table 12.5 A/D Converter Interrupt Source

Name	Interrupt Source	Interrupt Source Flag
ADI	A/D conversion completed	ADF



12.6 A/D Conversion Accuracy Definitions

This LSI's A/D conversion accuracy definitions are given below.

• Resolution

The number of A/D converter digital output codes

• Quantization error

The deviation inherent in the A/D converter, given by 1/2 LSB (see figure 12.4).

Offset error

The deviation of the analog input voltage value from the ideal A/D conversion characteristic when the digital output changes from the minimum voltage value B'0000000000 (H'000) to B'0000000001 (H'001) (see figure 12.5).

Full-scale error

The deviation of the analog input voltage value from the ideal A/D conversion characteristic when the digital output changes from B'111111110 (H'3FE) to B'1111111111 (H'3FF) (see figure 12.5).


• Nonlinearity error

The error with respect to the ideal A/D conversion characteristic between zero voltage and fullscale voltage. Does not include offset error, full-scale error, or quantization error (see figure 12.5).

Absolute accuracy

The deviation between the digital value and the analog input value. Includes offset error, fullscale error, quantization error, and nonlinearity error.










Figure 12.5 A/D Conversion Accuracy Definitions



12.7 Usage Notes

12.7.1 Module Stop Mode Setting

Operation of the A/D converter can be disabled or enabled using the module stop control register. The initial setting is for operation of the A/D converter to be halted. Register access is enabled by clearing module stop mode. For details, refer to section 16, Power-Down Modes.

12.7.2 Permissible Signal Source Impedance

This LSI's analog input is designed such that conversion accuracy is guaranteed for an input signal for which the signal source impedance is 5 k Ω or less. This specification is provided to enable the A/D converter's sample-and-hold circuit input capacitance to be charged within the sampling time; if the sensor output impedance exceeds 5 k Ω , charging may be insufficient and it may not be possible to guarantee A/D conversion accuracy. However, for A/D conversion in single mode with a large capacitance provided externally, the input load will essentially comprise only the internal input resistance of 10 k Ω , and the signal source impedance is ignored. However, as a low-pass filter effect is obtained in this case, it may not be possible to follow an analog signal with a large differential coefficient (e.g., 5 mV/µs or greater) (see figure 12.6). When converting a high-speed analog signal, a low-impedance buffer should be inserted.

12.7.3 Influences on Absolute Accuracy

Adding capacitance results in coupling with GND, and therefore noise in GND may adversely affect absolute accuracy. Be sure to make the connection to an electrically stable GND such as AVss.

Care is also required to insure that filter circuits do not communicate with digital signals on the mounting board (i.e, acting as antennas).




Figure 12.6 Example of Analog Input Circuit



12.7.4 Range of Analog Power Supply and Other Pin Settings

If the conditions below are not met, the reliability of the device may be adversely affected.

• Analog input voltage range

The voltage applied to analog input pin ANn during A/D conversion should be in the range AVss \leq ANn \leq AVcc.

Relationship between AVcc, AVss and Vcc, Vss
 Set AVss = Vss as the relationship between AVcc, AVss and Vcc, Vss. If the A/D converter is not used, the AVcc and AVss pins must not be left open.

12.7.5 Notes on Board Design

In board design, digital circuitry and analog circuitry should be as mutually isolated as possible, and layout in which digital circuit signal lines and analog circuit signal lines cross or are in close proximity should be avoided as far as possible. Failure to do so may result in incorrect operation of the analog circuitry due to inductance, adversely affecting A/D conversion values. Also, digital circuitry must be isolated from the analog input signals (AN0 to AN15), and analog power supply (AVcc) by the analog ground (AVss). Also, the analog ground (AVss) should be connected at one point to a stable digital ground (Vss) on the board.

12.7.6 Notes on Noise Countermeasures

A protection circuit should be connected in order to prevent damage due to abnormal voltage, such as an excessive surge at the analog input pins (AN0 to AN15), between AVcc and AVss, as shown in figure 12.7. Also, the bypass capacitors connected to AVcc and the filter capacitor connected to AN0 to AN15 must be connected to AVss.

If a filter capacitor is connected, the input currents at the analog input pins (AN0 to AN15) are averaged, and so an error may arise. Also, when A/D conversion is performed frequently, as in scan mode, if the current charged and discharged by the capacitance of the sample-and-hold circuit in the A/D converter exceeds the current input via the input impedance (R_{in}), an error will arise in the analog input pin voltage. Careful consideration is therefore required when deciding circuit constants.






Figure 12.7 Example of Analog Input Protection Circuit

Table 12.6 Analog Pin Specifications

Item	Min.	Max.	Unit
Analog input capacitance		20	pF
Permissible signal source impedance	_	5	kΩ




Figure 12.8 Analog Input Pin Equivalent Circuit



Section 13 RAM

This LSI has 4 kbytes of on-chip high-speed static RAM. The RAM is connected to the CPU by a 16-bit data bus, enabling one-state access by the CPU to both byte data and word data.

The on-chip RAM can be enabled or disabled by means of the RAME bit in the system control register (SYSCR). For details on SYSCR, refer to 3.2.2, System Control Register (SYSCR).



Rev. 2.00, 05/04, page 331 of 442

Rev. 2.00, 05/04, page 332 of 442



Section 14 ROM

The features of the flash memory are summarized below.

The block diagram of the flash memory is shown in figure 14.1.

14.1 Features

- Size: 64 kbytes
- Programming/erase methods
 - The flash memory is programmed 128 bytes at a time. Erase is performed in single-block units. The flash memory is configured as follows: 28 kbytes × 1 block, 16 kbytes × 1 block, 8 kbytes × 2 blocks, and 1 kbyte × 4 blocks. To erase the entire flash memory, each block must be erased in turn.
- Reprogramming capability
 - The flash memory can be reprogrammed up to 100 times.
- Three programming modes
 - Boot mode
 - User mode
 - Programmer mode

On-board programming/erasing can be done in boot mode, in which the boot program built into the chip is started to erase or program of the entire flash memory. In normal user program mode, individual blocks can be erased or programmed.

- Programmer mode
 - Flash memory can be programmed/erased in programmer mode using a PROM programmer, as well as in on-board programming mode.
- Automatic bit rate adjustment
 - For data transfer in boot mode, this LSI's bit rate can be automatically adjusted to match the transfer bit rate of the host.

- Programming/erasing protection
 - Sets software protection against flash memory programming/erasing.




Figure 14.1 Block Diagram of Flash Memory

14.2 Mode Transitions

When the mode pins and the FWE pin are set in the reset state and a reset-start is executed, this LSI enters an operating mode as shown in figure 14.2. In user mode, flash memory can be read but not programmed or erased.

The boot, user program and programmer modes are provided as modes to write and erase the flash memory.

The differences between boot mode and user program mode are shown in table 14.1.

Figure 14.3 shows the operation flow for boot mode and figure 14.4 shows that for user program mode.

Rev. 2.00, 05/04, page 334 of 442






Figure 14.2 Flash Memory State Transitions

Table 14.1 Differences between Boot Mode and User Program Mode

	Boot Mode	User Program Mode
Total erase	Yes	Yes
Block erase	No	Yes
Programming control program*	(2)	(1) (2) (3)

(1) Erase/erase-verify


(2) Program/program-verify

(3) Emulation

Note: * To be provided by the user, in accordance with the recommended algorithm.


1. Initial state


The old program version or data remains written in the flash memory. The user should prepare the programming control program and new application program beforehand in the host. 2. Programming control program transfer When boot mode is entered, the boot program in this LSI (originally incorporated in the chip) is started and the programming control program in the host is transferred to RAM via SCI communication. The boot program required for flash memory erasing is automatically transferred to the RAM boot program area.



3. Flash memory initialization

The erase program in the boot program area (in RAM) is executed, and the flash memory is initialized (to H'FF). In boot mode, total flash memory erasure is performed, without regard to blocks.





4. Writing new application program The programming control program transferred from the host to RAM is executed, and the new application program in the host is written into the flash memory.






Figure 14.3 Boot Mode




The FWE assessment program that confirms that user program mode has been entered, and the program that will transfer the programming/erase control program from flash memory to on-chip RAM should be written into the flash memory by the user beforehand. The programming/erase control program should be prepared in the host or in the flash memory.




 Flash memory initialization The programming/erase program in RAM is executed, and the flash memory is initialized (to H'FF). Erasing can be performed in block units, but not in byte units.




 Programming/erase control program transfer When user program mode is entered, user software confirms this fact, executes transfer program in the flash memory, and transfers the programming/erase control program to RAM.



 Writing new application program Next, the new application program in the host is written into the erased flash memory blocks. Do not write to unerased blocks.





14.3 Block Configuration

Figure 14.5 shows the block configuration of 64-kbyte flash memory. The thick lines indicate erasing units, the narrow lines indicate programming units, and the values are addresses. The flash memory is divided into 28 kbytes (1 block), 16 kbytes (1 block), 8 kbytes (2 blocks), and 1 kbyte (4 blocks). Erasing is performed in these units. Programming is performed in 128-byte units starting from an address with lower eight bits H'00 or H'80.



EB0	H'000000	H'000001	H'000002	← Programming unit: 128 bytes →	H'00007F
Erase unit					
1 kbyte	H'000380	H'000381	H'000382		H'0003FF
EB1	H'000400	H'000401	H'000402	← Programming unit: 128 bytes →	H'00047F
Erase unit					1
1 kbyte	H'000780	H'000781	H'000782		H'0007FF
EB2	H'000800	H'000801	H'000802	← Programming unit: 128 bytes →	H'00087F
Erase unit					-
1 kbyte	H'000B80	H'000B81	H'000B82		H'000BFI
EB3	H'000C00	H'000C01	H'000C02	← Programming unit: 128 bytes →	H'000C7I
Erase unit					
1 kbyte	H'000F80	H'000F81	H'000F82		H'000FFF
EB4	H'001000	H'001001	H'001002	← Programming unit: 128 bytes →	H'00107F
Erase unit					1
28 kbytes	H'007F80	H'007F81	H'007F82		H'007FFI
EB5	H'008000	H'008001	H'008002	← Programming unit: 128 bytes →	H'00807F
Erase unit					1
16 kbytes	H'00BF80	H'00BF81	H'00BF82		H'00BFF
EB6	H'00C000	H'00C001	H'00C002	← Programming unit: 128 bytes →	H'00C071
Erase unit					-
8 kbytes	H'00DF80	H'00DF81	H'00DF82		H'00DFF
EB7	H'00E000	H'00E001	H'00E002	← Programming unit: 128 bytes →	H'00E07I
Erase unit					-
8 kbytes	H'00FF80	H'00FF81	H'00FF82		H'00FFFI

Figure 14.5	Flash Mem	orv Block C	onfiguration
Figure 14.5	riash wiem	ULY DIUCK C	omiguiation

14.4 Input/Output Pins

The flash memory is controlled by means of the pins shown in table 14.2.

Table 14.2 Pin Configuration

Pin Name	I/O	Function	
RES	Input	Reset	
FWE	Input	Flash program/erase protection by hardware	
MD2	Input	Sets this LSI's operating mode	
MD1	Input	Sets this LSI's operating mode	
MD0	Input	Sets this LSI's operating mode	
TxD2	Output	Serial transmit data output	
RxD2	Input	Serial receive data input	

14.5 **Register Descriptions**

The flash memory has the following registers.

- Flash memory control register 1 (FLMCR1)
- Flash memory control register 2 (FLMCR2)
- Erase block register 1 (EBR1)
- RAM emulation register (RAMER)
- Flash memory power control register (FLPWCR)

14.5.1 Flash Memory Control Register 1 (FLMCR1)

FLMCR1 is a register that makes the flash memory change to program mode, program-verify mode, erase mode, or erase-verify mode. For details on register setting, refer to 14.8, Flash Memory Programming/Erasing.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	FWE	_	R	Reflects the input level at the FWE pin. It is cleared to 0 when a low level is input to the FWE pin, and set to 1 when a high level is input.
6	SWE	0	R/W	Software Write Enable Bit
				When this bit is set to 1, flash memory programming/erasing is enabled. When this bit is cleared to 0, other FLMCR1 register bits and all EBR1 bits cannot be set.
5	ESU1	0	R/W	Erase Setup Bit
				When this bit is set to 1, the flash memory changes to the erase setup state. When it is cleared to 0, the erase setup state is cancelled.
4	PSU1	0	R/W	Program Setup Bit
				When this bit is set to 1, the flash memory changes to the program setup state. When it is cleared to 0, the program setup state is cancelled. Set this bit to 1 before setting the P1 bit in FLMCR1.
3	EV1	0	R/W	Erase-Verify
				When this bit is set to 1, the flash memory changes to erase-verify mode. When it is cleared to 0, erase- verify mode is cancelled.



Bit	Bit Name	Initial Value	R/W	Description
2	PV1	0	R/W	Program-Verify
				When this bit is set to 1, the flash memory changes to program-verify mode. When it is cleared to 0, program-verify mode is cancelled.
1	E1	0	R/W	Erase
				When this bit is set to 1, and while the SWE1 and ESU1 bits are 1, the flash memory changes to erase mode. When it is cleared to 0, erase mode is cancelled.
0	P1	0	R/W	Program
				When this bit is set to 1, and while the SWE1 and PSU1 bits are 1, the flash memory changes to program mode. When it is cleared to 0, program mode is cancelled.

14.5.2 Flash Memory Control Register 2 (FLMCR2)

FLMCR2 is a register that displays the state of flash memory programming/erasing. FLMCR2 is a read-only register, and should not be written to.

Bit	Bit Name	Initial Value	R/W	Description
7	FLER	0	R	Indicates that an error has occurred during an operation on flash memory (programming or erasing). When FLER is set to 1, flash memory goes to the error-protection state.
				See 14.9.3, Error Protection, for details.
6 to 0		All 0	_	Reserved
				These bits are always read as 0.

14.5.3 Erase Block Register 1 (EBR1)

EBR1 specifies the flash memory erase area block. EBR1 is initialized to H'00 when the SWE bit in FLMCR1 is 0. Do not set more than one bit at a time, as this will cause all the bits in EBR1 to be automatically cleared to 0.



Bit	Bit Name	Initial Value	R/W	Description
7	EB7	0	R/W	When this bit is set to 1, 8 kbytes of EB7 (H'00E000 to H'00FFFF) will be erased.
6	EB6	0	R/W	When this bit is set to 1, 8 kbytes of EB6 (H'00C000 to H'00DFFF) will be erased.
5	EB5	0	R/W	When this bit is set to 1, 16 kbytes of EB5 (H'008000 to H'00BFFF) will be erased.
4	EB4	0	R/W	When this bit is set to 1, 28 kbytes of EB4 (H'001000 to H'007FFF) will be erased.
3	EB3	0	R/W	When this bit is set to 1, 1 kbyte of EB3 (H'000C00 to H'000FFF) will be erased.
2	EB2	0	R/W	When this bit is set to 1, 1 kbyte of EB2 (H'000800 to H'000BFF) will be erased.
1	EB1	0	R/W	When this bit is set to 1, 1 kbyte of EB1 (H'000400 to H'0007FF) will be erased.
0	EB0	0	R/W	When this bit is set to 1, 1 kbyte of EB0 (H'000000 to H'0003FF) will be erased.

14.5.4 RAM Emulation Register (RAMER)

RAMER specifies the area of flash memory to be overlapped with part of RAM when emulating real-time flash memory programming. RAMER settings should be made in user mode or user program mode. To ensure correct operation of the emulation function, the ROM for which RAM emulation is performed should not be accessed immediately after this register has been modified. Normal execution of an access immediately after register modification is not guaranteed.

Bit	Bit Name	Initial Value	R/W	Description
7, 6	_	All 0		Reserved
				These bits are always read as 0.
5, 4	_	All 0	R/W	Reserved
				The write value should always be 0.
3	RAMS	0	R/W	RAM Select
				Specifies selection or non-selection of flash memory emulation in RAM. When RAMS = 1, the flash memory is overlapped with part of RAM, and all flash memory block are program/erase-protected.

Bit	Bit Name	Initial Value	R/W	Description
ы	Bit Maine	value		Description
2	RAM2	0	R/W	Flash Memory Area Selection
1	RAM1	0	R/W	When the RAMS bit is set to 1, one of the following
0	RAM0	0	R/W	flash memory areas are selected to overlap the RAM area of H'FFE000 to H'FFE3FF. The areas correspond with 1-kbyte erase blocks.
				00×: H'000000 to H'0003FF (EB0)
				01×: H'000400 to H'0007FF (EB1)
				10×: H'000800 to H'000BFF (EB2)
				11×: H'000C00 to H'000FFF (EB3)
				Legend: ×: Don't care

14.5.5 Flash Memory Power Control Register (FLPWCR)

FLPWCR enables or disables a transition to the flash memory power-down mode when this LSI switches to subactive mode.

Bit	Bit Name	Initial Value	R/W	Description
7	PDWND	0	R/W	When this bit is set to 1, the transition to flash memory power-down mode is disabled.
6 to 0	_	All 0	R	Reserved
				These bits are always read as 0.

14.6 On-Board Programming Modes

There are two modes for programming/erasing of the flash memory; boot mode, which enables onboard programming/erasing, and programmer mode, in which programming/erasing is performed with a PROM programmer. On-board programming/erasing can also be performed in user program mode. At reset-start in reset mode, this LSI changes to a mode depending on the MD pin settings and FWE pin setting, as shown in table 14.3. The input level of each pin must be defined four states before the reset ends.

When changing to boot mode, the boot program built into this LSI is initiated. The boot program transfers the programming control program from the externally-connected host to on-chip RAM via SCI_2. After erasing the entire flash memory, the programming control program is executed. This can be used for programming initial values in the on-board state or for a forcible return when programming/erasing can no longer be done in user program mode. In user program mode, individual blocks can be erased and programmed by branching to the user program/erase control program prepared by the user.

Rev. 2.00, 05/04, page 342 of 442



MD2	MD1	MD0	FWE	LSI State after Reset End
1	1	1	1	User Mode
0	1	1	1	Boot Mode

Table 14.3 Setting On-Board Programming Modes

14.6.1 Boot Mode

Table 14.4 shows the boot mode operations between reset end and branching to the programming control program.

- 1. When boot mode is used, the flash memory programming control program must be prepared in the host beforehand. Prepare a programming control program in accordance with the description in 14.8, Flash Memory Programming/Erasing.
- 2. SCI_2 should be set to asynchronous mode, and the transfer format as follows: 8-bit data, 1 stop bit, and no parity.
- 3. When the boot program is initiated, the chip measures the low-level period of asynchronous SCI communication data (H'00) transmitted continuously from the host. The chip then calculates the bit rate of transmission from the host, and adjusts the SCI_2 bit rate to match that of the host. The reset should end with the RxD pin high. The RxD and TxD pins should be pulled up on the board if necessary. After the reset is complete, it takes approximately 100 states before the chip is ready to measure the low-level period.
- 4. After matching the bit rates, the chip transmits one H'00 byte to the host to indicate the completion of bit rate adjustment. The host should confirm that this adjustment end indication (H'00) has been received normally, and transmit one H'55 byte to the chip. If reception could not be performed normally, initiate boot mode again by a reset. Depending on the host's transfer bit rate and system clock frequency of this LSI, there will be a discrepancy between the bit rates of the host and the chip. To operate the SCI properly, set the host's transfer bit rate and system clock frequency of this LSI within the ranges listed in table 14.5.
- 5. In boot mode, a part of the on-chip RAM area is used by the boot program. The area H'FFE000 to H'FFE7FF is the area to which the programming control program is transferred from the host. The boot program area cannot be used until the execution state in boot mode switches to the programming control program.
- 6. Before branching to the programming control program, the chip terminates transfer operations by SCI_2 (by clearing the RE and TE bits in SCR to 0), however the adjusted bit rate value remains set in BRR. Therefore, the programming control program can still use it for transfer of write data or verify data with the host. The TxD pin is high. The contents of the CPU general registers are undefined immediately after branching to the programming control program. These registers must be initialized at the beginning of the programming control program, as the stack pointer (SP), in particular, is used implicitly in subroutine calls, etc.



- 7. Boot mode can be cleared by a reset. End the reset after driving the reset pin low, waiting at least 20 states, and then setting the mode (MD) pins. Boot mode is also cleared when a WDT overflow occurs.
- 8. Do not change the MD pin input levels in boot mode.
- 9. All interrupts are disabled during programming or erasing of the flash memory.

	Host Operation		LSI Operation		
ltem	Processing Contents	Communications Contents	Processing Contents		
Boot mode start			Branches to boot program at reset-start. Boot program initiation		
Bit rate adjustment	Continuously transmits data H'00 at specified bit rate.	H'00, H'00 H'00	 Measures low-level period of receive data H'00. Calculates bit rate and sets it in BRR of 		
	Transmits data H'55 when data H'00 is received error-free.		SCI_2. • Transmits data H'00 to host as adjustmen end indication.		
	↓	H'AA	Transmits data H'AA to host when dat H'55 is received.		
	Receives data H'AA.				
Transfer of programming control program	transmits number of bytes (N) of programming control program to be transferred as 2-byte data (low-order	High-order byte and low-order byte	Echobacks the 2-byte data received.		
	byte following high-order byte)	Echoback			
	Transmits 1-byte of programming control program (repeated for N times)	H'XX Echoback	 Echobacks received data to host and also transfers it to RAM (repeated for N times) 		
Flash memory erase	Boot program erase error	H'FF	Checks flash memory data, erases all flash memory blocks in case of written data existing, and transmits data H'AA to		
	Receives data H'AA.	H'AA	host (If erase could not be done, transmits data H'FF to host and aborts operation).		
			Branches to programming control program transferred to on-chip RAM and starts execution.		

Table 14.4 Boot Mode Operation

Table 14.5 System Clock Frequencies for which Automatic Adjustment of LSI Bit Rate is Possible

Host Bit Rate	System Clock Frequency Range of LSI	
19,200 bps	24 MHz	
9,600 bps	8 to 24 MHz	
4,800 bps	4 to 24 MHz	



14.6.2 Programming/Erasing in User Program Mode

On-board programming/erasing of an individual flash memory block can also be performed in user program mode by branching to a user program/erase control program. The user must set branching conditions and provide on-board means of supplying programming data. The flash memory must contain the user program/erase control program or a program that provides the user program/erase control program from external memory. As the flash memory itself cannot be read during programming/erasing, transfer the user program/erase control program to on-chip RAM, as in boot mode. Figure 14.6 shows a sample procedure for programming/erasing in user program mode. Prepare a user program/erase control program in accordance with the description in 14.8, Flash Memory Programming/Erasing.





Figure 14.6 Programming/Erasing Flowchart Example in User Program Mode



14.7 Flash Memory Emulation in RAM

A setting in the RAM emulation register (RAMER) enables part of RAM to be overlapped onto the flash memory area so that data to be written to flash memory can be emulated in RAM in real time. Emulation can be performed in user mode or user program mode. Figure 14.7 shows an example of emulation of real-time flash memory programming.

- 1. Set RAMER to overlap part of RAM onto the area for which real-time programming is required.
- 2. Emulation is performed using the overlapping RAM.
- 3. After the program data has been confirmed, the RAMS bit is cleared, thus releasing the RAM overlap.
- 4. The data written in the overlapping RAM is written into the flash memory space (EB0).




Figure 14.7 Flowchart for Flash Memory Emulation in RAM

An example in which flash memory block area EB0 is overlapped is shown in figure 14.8.

- 1. The RAM area to be overlapped is fixed at a 1-kbyte area in the range H'FFE000 to H'FFE3FF.
- 2. The flash memory area to overlap is selected by RAMER from a 1-kbyte area of the EB0 to EB3 blocks.
- 3. The overlapped RAM area can be accessed from both the flash memory addresses and RAM addresses.
- 4. When the RAMS bit in RAMER is set to 1, program/erase protection is enabled for all flash memory blocks (emulation protection). In this state, setting the P1 or E1 bit in FLMCR1 to 1 does not cause a transition to program mode or erase mode.
- 5. A RAM area cannot be erased by execution of software in accordance with the erase algorithm.
- 6. Block area EB0 contains the vector table. When performing RAM emulation, the vector table is needed in the overlap RAM.

H'000000 H'0003FF	Flash memory (EB0)	Flash memory (EB0)	
H'000400 H'0007FF	(EB1)	On-chip RAM (Shadow of H'FFE000 to H'FFE3FF)	
H'000800 H'000BFF	(EB2)	Flash memory (EB2)	
H'000C00 H'000FFF	(EB3)	(EB3)	
H'FFE000 H'FFE3FF	On-chip RAM (1 kbyte)	On-chip RAM (1 kbyte)	
	Normal memory map	RAM overlap memory map	

Figure 14.8 Example of RAM Overlap Operation



14.8 Flash Memory Programming/Erasing

A software method using the CPU is employed to program and erase flash memory in the onboard programming modes. Depending on the FLMCR1 setting, the flash memory operates in one of the following four modes: Program mode, program-verify mode, erase mode, and erase-verify mode. The programming control program in boot mode and the user program/erase control program in user program mode use these operating modes in combination to perform programming/erasing. Flash memory programming and erasing should be performed in accordance with the descriptions in 14.8.1, Program/Program-Verify and 14.8.2, Erase/Erase-Verify, respectively.

14.8.1 Program/Program-Verify

When writing data or programs to the flash memory, the program/program-verify flowchart shown in figure 14.9 should be followed. Performing programming operations according to this flowchart will enable data or programs to be written to the flash memory without subjecting the chip to voltage stress or sacrificing program data reliability.

- 1. Programming must be done to an empty address. Do not reprogram an address to which programming has already been performed.
- 2. Programming should be carried out 128 bytes at a time. A 128-byte data transfer must be performed even if writing fewer than 128 bytes. In this case, H'FF data must be written to the extra addresses.
- 3. Prepare the following data storage areas in RAM: A 128-byte programming data area, a 128byte reprogramming data area, and a 128-byte additional-programming data area. Perform reprogramming data computation and additional programming data computation according to figure 14.9.
- 4. Consecutively transfer 128 bytes of data in byte units from the reprogramming data area or additional-programming data area to the flash memory. The program address and 128-byte data are latched in the flash memory. The lower 8 bits of the start address in the flash memory destination area must be H'00 or H'80.
- 5. The time during which the P1 bit is set to 1 is the programming time. Figure 14.9 shows the allowable programming times.
- 6. The watchdog timer (WDT) is set to prevent overprogramming due to program runaway, etc. An overflow cycle of approximately 6.6 ms is allowed.
- 7. For a dummy write to a verify address, write 1-byte data H'FF to an address whose lower 2 bits are B'00. Verify data can be read in longwords from the address to which a dummy write was performed.
- 8. The maximum number of repetitions of the program/program-verify sequence of the same bit is 1,000.

Rev. 2.00, 05/04, page 348 of 442





Figure 14.9 Program/Program-Verify Flowchart



14.8.2 Erase/Erase-Verify


When erasing flash memory, the erase/erase-verify flowchart shown in figure 14.10 should be followed.

- 1. Prewriting (setting erase block data to all 0s) is not necessary.
- 2. Erasing is performed in block units. Make only a single-bit specification in the erase block register (EBR1). To erase multiple blocks, each block must be erased in turn.
- 3. The time during which the E1 bit is set to 1 is the flash memory erase time.
- 4. The watchdog timer (WDT) is set to prevent overerasing due to program runaway, etc. An overflow cycle of approximately 19.8 ms is allowed.
- 5. For a dummy write to a verify address, write 1-byte data H'FF to an address whose lower two bits are B'00. Verify data can be read in longwords from the address to which a dummy write was performed.
- 6. If the read data is not erased successfully, set erase mode again, and repeat the erase/erase-verify sequence as before. The maximum number of repetitions of the erase/erase-verify sequence is 100.

14.8.3 Interrupt Handling when Programming/Erasing Flash Memory

All interrupts, including the $\overline{\text{NMI}}$ interrupt, are disabled while flash memory is being programmed or erased, or while the boot program is executing, for the following three reasons:

- 1. Interrupt during programming/erasing may cause a violation of the programming or erasing algorithm, with the result that normal operation cannot be assured.
- 2. If interrupt exception handling starts before the vector address is written or during programming/erasing, a correct vector cannot be fetched and the CPU malfunctions.
- 3. If an interrupt occurs during boot program execution, normal boot mode sequence cannot be carried out.






Figure 14.10 Erase/Erase-Verify Flowchart

Rev. 2.00, 05/04, page 351 of 442

14.9 Program/Erase Protection

There are three kinds of flash memory program/erase protection; hardware protection, software protection, and error protection.

14.9.1 Hardware Protection

Hardware protection refers to a state in which programming/erasing of flash memory is forcibly disabled or aborted because of a transition to reset or standby mode. Flash memory control register 1 (FLMCR1), flash memory control register 2 (FLMCR2), and erase block register 1 (EBR1) are initialized. In a reset via the $\overline{\text{RES}}$ pin, the reset state is not entered unless the $\overline{\text{RES}}$ pin is held low until oscillation stabilizes after powering on. In the case of a reset during operation, hold the $\overline{\text{RES}}$ pin low for the $\overline{\text{RES}}$ pulse width specified in the AC Characteristics section.

14.9.2 Software Protection

Software protection can be implemented against programming/erasing of all flash memory blocks by clearing the SWE bit in FLMCR1. When software protection is in effect, setting the P1 or E1 bit in FLMCR1 does not cause a transition to program mode or erase mode. By setting the erase block register 1 (EBR1), erase protection can be set for individual blocks. When EBR1 is set to H'00, erase protection is set for all blocks.

14.9.3 Error Protection

In error protection, an error is detected when CPU runaway occurs during flash memory programming/erasing, or operation is not performed in accordance with the program/erase algorithm, and the program/erase operation is aborted. Aborting the program/erase operation prevents damage to the flash memory due to overprogramming or overerasing.

When the following errors are detected during programming/erasing of flash memory, the FLER bit in FLMCR2 is set to 1, and the error protection state is entered.

- When the flash memory of the relevant address area is read during programming/erasing (including vector read and instruction fetch)
- Immediately after exception handling (excluding a reset) during programming/erasing
- When a SLEEP instruction is executed during programming/erasing

The FLMCR1, FLMCR2, and EBR1 settings are retained, however program mode or erase mode is aborted at the point at which the error occurred. Program mode or erase mode cannot be reentered by re-setting the P1 or E1 bit. However, PV1 and EV1 bit setting is enabled, and a transition can be made to verify mode. Error protection can be cleared only by a power-on reset.



14.10 Programmer Mode

In programmer mode, a PROM programmer can be used to perform programming/erasing via a socket adapter, just as for a discrete flash memory. Use a PROM programmer that supports the 64-kbyte flash memory on-chip MCU device type (FZTAT64V5A).

14.11 Power-Down States for Flash Memory

In user mode, the flash memory will operate in either of the following states.

• Normal operating mode

The flash memory can be read and written to.

Power-down mode

Part of the power supply circuitry is halted, and the flash memory can be read when the LSI is operating on the subclock.

• Standby mode

All flash memory circuits are halted.

Table 14.6 shows the correspondence between the operating modes of this LSI and the flash memory. When the flash memory returns to its normal operating state from standby mode, a period to stabilize the power supply circuits that were stopped is needed. When the flash memory returns to its normal operating state, bits STS2 to STS0 in SBYCR must be set to provide a wait time of at least 2 ms, even when the external clock is being used.

Table 14.6	Flash Memory	Operating States
-------------------	--------------	-------------------------

LSI Operating State	Flash Memory Operating State
High-speed mode Medium-speed mode Sleep mode	Normal operating mode
Subactive mode Subsleep mode	When PDWND = 0: Power-down mode (read-only) When PDWND = 1: Normal operating mode (read-only)
Watch mode Software standby mode Hardware standby mode	Standby mode



14.12 Note on Switching from F-ZTAT Version to Masked ROM Version

The masked ROM version does not have the internal registers for flash memory control that are provided in the F-ZTAT version. Table 14.7 lists the registers that are present in the F-ZTAT version but not in the masked ROM version. If a register listed in table 14.7 is read in the masked ROM version, an undefined value will be returned. Therefore, if application software developed on the F-ZTAT version is switched to a masked ROM version product, it must be modified to ensure that the registers in table 14.7 have no effect.

Register	Abbreviation	Address
Flash memory control register 1	FLMCR1	H'FFA8
Flash memory control register 2	FLMCR2	H'FFA9
Erase block register 1	EBR1	H'FFAA
RAM emulation register	RAMER	H'FEDB
Flash memory power control register	FLPWCR	H'FFAC

Table 14.7 Registers Present in F-ZTAT Version but Absent in Masked ROM Version



Section 15 Clock Pulse Generator

This LSI has an on-chip clock pulse generator that generates the system clock (ϕ), the bus master clock, internal clock, and subclock. The clock pulse generator consists of an oscillator, PLL circuit, subclock divider, clock selection circuit, medium-speed clock divider, and bus master clock selection circuit. A block diagram of the clock pulse generator is shown in figure 15.1.




Figure 15.1 Block Diagram of Clock Pulse Generator

The frequency can be changed by means of the PLL circuit. Frequency changes are performed by software by settings in the low-power control register (LPWRCR) and system clock control register (SCKCR).

15.1 Register Descriptions

The on-chip clock pulse generator has the following registers.

- System clock control register (SCKCR)
- Low-power control register (LPWRCR)

15.1.1 System Clock Control Register (SCKCR)

SCKCR performs ϕ clock output control, selection of operation when the PLL circuit frequency multiplication factor is changed, and medium-speed mode control.

Bit	Bit Name	Initial Value	R/W	Description
7	PSTOP	0	R/W	
				Controls ϕ output.
				High-Speed Mode, Medium-Speed Mode, Subactive Mode, Sleep Mode, Subsleep Mode
				0: φ output
				1: Fixed high
				Software Standby Mode, Watch Mode, Direct Transition
				0: Fixed high
				1: Fixed high
				Hardware Standby Mode
				0: High impedance
				1: High impedance
6 to 4	_	All 0	_	Reserved
				These bits are always read as 0.
3	STCS	0	R/W	Frequency Multiplication Factor Switching Mode Select
				Selects the operation when the PLL circuit frequency multiplication factor is changed.
				 Specified multiplication factor is valid after transition to software standby mode
				1: Specified multiplication factor is valid immediately after STC1 bit and STC0 bit are rewritten
				1: Specified multiplication factor is valid immediate

		Initial		
Bit	Bit Name	Value	R/W	Description
2	SCK2	0	R/W	System Clock Select 2 to 0
1	SCK1	0	R/W	These bits select the bus master clock.
0	SCK0	0	R/W	000: High-speed mode
				001: Medium-speed clock is $\phi/2$
				010: Medium-speed clock is $\phi/4$
				011: Medium-speed clock is
				100: Medium-speed clock is $\phi/16$
				101: Medium-speed clock is
				11×: Setting prohibited

Legend:

×: Don't care

15.1.2 Low-Power Control Register (LPWRCR)

LPWRCR performs power-down mode control, subclock generation control, oscillation circuit feedback resistance control, and frequency multiplication factor setting.

Bit	Bit Name	Initial Value	R/W	Description		
7	DTON	0	R/W	See 16.1.2, Low-Power Control Register (LPWRCR).		
6	LSON	0	R/W			
5	—	0	R/W	Reserved		
				The write value should always be 0.		
4	SUBSTP	0	R/W	Subclock Generation Control		
				0: Enables subclock generation		
				1: Disables subclock generation		
3	RFCUT	0	R/W	Oscillation Circuit Feedback Resistance Control		
				0: When the main clock is oscillating, sets the feedback resistance ON. When the main clock is stopped, sets the feedback resistance OFF.		
				1: Sets the feedback resistance OFF. Change is valid when software standby mode is entered or after software standby mode is recovered.		
				Note: With a crystal resonator, the resonator will not operate if this bit is set to 1.		
2	_	0	R/W	Reserved		
				The write value should always be 0.		



Bit	Bit Name	Initial Value	R/W	Description
DI	bit name	value	R/W	Description
1	STC1	0	R/W	Frequency Multiplication Factor
0	STC0	0	R/W	The STC bits specify the frequency multiplication factor of the PLL circuit.
				00: ×1
				01: ×2
				10: ×4
				11: Setting prohibited

15.2 Oscillator

Clock pulses can be supplied by connecting a crystal resonator, or by input of an external clock. In either case, the input clock should not exceed 24 MHz.

15.2.1 Connecting a Crystal Resonator

Circuit Configuration: A crystal resonator can be connected as shown in the example in figure 15.2. Select the damping resistance R_d according to table 15.1. An AT-cut parallel-resonance crystal should be used.




Figure 15.2 Connection of Crystal Resonator (Example)

Table 15.1 Damping Resistance Value

Frequency (MHz)	4	8	10	12	16	20	24
R _d (Ω)	500	200	0	0	0	0	0

Figure 15.3 shows the equivalent circuit of the crystal resonator. Use a crystal resonator that has the characteristics shown in table 15.2.




Figure 15.3 Crystal Resonator Equivalent Circuit

Table 15.2	Crystal Resonator	Characteristics
-------------------	--------------------------	-----------------

Frequency (MHz)	4	8	10	12	16	20	24	
R _S max. (Ω)	120	80	70	60	50	40	30	
C ₀ max. (pF)	7	7	7	7	7	7	7	

15.2.2 External Clock Input

Circuit Configuration: An external clock signal can be input as shown in the examples in figure 15.4. If the XTAL pin is left open, ensure that stray capacitance does not exceed 10 pF. When complementary clock is input to the XTAL pin, the external clock input should be fixed high in standby mode.




Figure 15.4 External Clock Input (Examples)



Table 15.3 shows the input conditions for the external clock.

 Table 15.3
 External Clock Input Conditions

		$V_{CC}=5.0~V\pm10\%$			
Item	Symbol	Min.	Max.	Unit	Test Conditions
External clock input low pulse width	t _{EXL}	15	_	ns	Figure 15.5
External clock input high pulse width	t _{EXH}	15	_	ns	-
External clock rise time	t _{EXr}	_	5	ns	_
External clock fall time	\mathbf{t}_{EXf}	_	5	ns	_




Figure 15.5 External Clock Input Timing



15.3 PLL Circuit

The PLL circuit multiplies the frequency of the clock from the oscillator by a factor of 1, 2, or 4. The multiplication factor is set by the STC0 bit and the STC1 bit in LPWRCR. The phase of the rising edge of the internal clock is controlled so as to match that at the EXTAL pin.

When the multiplication factor of the PLL circuit is changed, the operation varies according to the setting of the STCS bit in SCKCR.

When STCS = 0, the setting becomes valid after a transition to software standby mode. The transition time count is performed in accordance with the setting of bits STS0 to STS2 in SBYCR. For details on SBYCR, refer to 16.1.1, Standby Control Register (SBYCR).

- 1. The initial PLL circuit multiplication factor is 1.
- 2. STS0 to STS2 are set to give the specified transition time.
- 3. The target value is set in STC0 and STC1, and a transition is made to software standby mode.
- 4. The clock pulse generator stops and the value set in STC0 and STC1 becomes valid.
- 5. Software standby mode is cleared, and a transition time is secured in accordance with the setting in STS0 to STS2.
- 6. After the set transition time has elapsed, this LSI resumes operation using the target multiplication factor.

15.4 Subclock Divider

The subclock divider divides the clock generated by the oscillator by 128 to generate a subclock. When using the subclock as a system clock, adjustment by software is needed.

15.5 Medium-Speed Clock Divider

The medium-speed clock divider divides the system clock to generate $\phi/2$, $\phi/4$, $\phi/8$, $\phi/16$, and $\phi/32$.

15.6 Bus Master Clock Selection Circuit

The bus master clock selection circuit selects the clock supplied to the bus master by setting the bits SCK 2 to 0 in SCKCR. The bus master clock can be selected from high-speed mode, or medium-speed clocks ($\phi/2$, $\phi/4$, $\phi/8$, $\phi/16$, $\phi/32$).



Rev. 2.00, 05/04, page 361 of 442

15.7 Usage Notes

15.7.1 Note on Crystal Resonator

As various characteristics related to the crystal resonator are closely linked to the user's board design, thorough evaluation is necessary on the user's part, using the resonator connection examples shown in this section as a guide. As the resonator circuit ratings will depend on the floating capacitance of the resonator and the mounting circuit, the ratings should be determined in consultation with the resonator manufacturer. The design must ensure that a voltage exceeding the maximum rating is not applied to the oscillator pin.

15.7.2 Note on Board Design

When designing the board, place the crystal resonator and its load capacitors as close as possible to the XTAL and EXTAL pins. Other signal lines should be routed away from the oscillator circuit, as shown in figure 15.6. This is to prevent induction from interfering with correct oscillation.




Figure 15.6 Note on Board Design of Oscillator Circuit

Figure 15.7 shows external circuitry recommended to be provided around the PLL circuit. Place oscillation stabilization capacitor C1 and resistor R1 close to the PLLCAP pin, and ensure that no other signal lines cross this line. Separate PLLVcL and PLLVss from the other Vcc and Vss lines at the board power supply source, and be sure to insert bypass capacitors CB close to the pins.






Figure 15.7 External Circuitry Recommended for PLL Circuit



Rev. 2.00, 05/04, page 364 of 442



Section 16 Power-Down Modes

In addition to the normal program execution state, this LSI has eight power-down modes in which operation of the CPU and oscillator is halted and power consumption is reduced. Low-power operation can be achieved by individually controlling the CPU, on-chip peripheral modules, and so on.

This LSI's operating modes are as follows.

- (1) High-speed mode
- (2) Medium-speed mode
- (3) Subactive mode
- (4) Sleep mode
- (5) Subsleep mode
- (6) Watch mode
- (7) Module stop mode
- (8) Software standby mode
- (9) Hardware standby mode

(2) to (9) are power-down modes. Sleep and subsleep modes are CPU states, medium-speed mode is a CPU and bus master state, subactive mode is a CPU, bus master, and on-chip peripheral function state, and module stop mode is an on-chip peripheral function (including bus masters other than the CPU) state. Some of these states can be combined.

After a reset, the LSI is in high-speed mode or module stop mode.

Figure 16.1 shows a mode transition. Table 16.1 shows the conditions of transition between modes when executing the SLEEP instruction and the state after transition back from low power mode due to an interrupt. Table 16.2 shows the internal state of the LSI in each mode.






Figure 16.1 Mode Transition Diagram

Rev. 2.00, 05/04, page 366 of 442



Pre- Transition	Sta		Control I nsition	Bit at	State after Transition	State after Transition back from Power- Down Mode Invoked	
State	SSBY PSS LSON DTON				Invoked by SLEEP Instruction	by Interrupt	
High- speed/	0	×	0	×	Sleep	High-speed/Medium- speed	
Medium- speed	0	×	1	×	—	_	
speed	1	0	0	×	Software standby	High-speed/Medium- speed	
	1	0	1	×	_		
	1	1	0	0	Watch	High-speed	
	1	1	1	0	Watch	Subactive	
	1	1	0	1	_	_	
	1	1	1	1	Subactive	_	
Subactive	0	0	×	×	_	—	
	0	1	0	×	—	_	
	0	1	1	×	Subsleep	Subactive	
	1	0	×	×	—	—	
	1	1	0	0	Watch	High-speed	
	1	1	1	0	Watch	Subactive	
	1	1	0	1	High-speed	_	
	1	1	1	1			

Table 16.1 Power-Down Mode Transition Conditions

Legend:

×: Don't care

-: Setting prohibited



Function		High-Speed	Medium- Speed	Sleep	Module Stop	Watch	Subactive	Subsleep	Software Standby	Hardware Standby
System clo generator	ock pulse	Functioning	Functioning	Functioning	Functioning	Functioning	Functioning	Functioning	Halted	Halted
CPU	Instructions Registers	Functioning	Medium- speed operation	Halted (retained)	High/ medium- speed operation	Halted (retained)	Subclock operation	Halted (retained)	Halted (retained)	Halted (undefined
External interrupts	NMI	Functioning	Functioning	Functioning	Functioning	Functioning	Functioning	Functioning	Functioning	Halted
	IRQ0 to IRQ5									
Peripheral functions	WDT_0	Functioning	Functioning	Functioning	_	Halted (retained)	Subclock operation	Subclock operation	Halted (retained)	Halted (reset)
	WDT_1	Functioning	Functioning	Functioning	_	Subclock operation	Subclock operation	Subclock operation	Halted (retained)	Halted (reset)
	I/O	Functioning	Functioning	Functioning	Functioning	Retained	Functioning	Retained	Retained	High impedance
	TPU	Functioning	Functioning	Functioning	Halted (retained)	Halted (retained)	Halted (retained)	Halted (retained)	Halted (retained)	Halted (reset)
	SCI	Functioning	Functioning	Functioning	Halted	Halted	Halted	Halted	Halted	Halted
	HCAN				(reset)	(reset)	(reset)	(reset)	(reset)	(reset)
	A/D									
	RAM	Functioning	Medium- speed operation	Functioning	Functioning	Retained	Functioning	Retained	Retained	Retained

Table 16.2 LSI Internal States in Each Mode

Notes: "Halted (retained)" means that internal register values are retained. The internal state is "operation suspended."

"Halted (reset)" means that internal register values and internal states are initialized.

In module stop mode, only modules for which a stop setting has been made are halted (reset or retained).



16.1 Register Descriptions

Registers related to the power down mode are shown below. For details on the system clock control register (SCKCR), refer to 15.1.1, System Clock Control Register (SCKCR).

- System clock control register (SCKCR)
- Standby control register (SBYCR)
- Low-power control register (LPWRCR)
- Module stop control register A (MSTPCRA)
- Module stop control register B (MSTPCRB)
- Module stop control register C (MSTPCRC)

16.1.1 Standby Control Register (SBYCR)

SBYCR performs software standby mode control.

Bit	Bit Name	Initial Value	R/W	Description			
7	SSBY	0	R/W	Software Standby			
				This bit determines the operating mode when a transition is made to power-down mode after executing the SLEEP instruction according to the combination of the other control bits.			
				0: Shifts to sleep mode when the SLEEP instruction is executed in high-speed mode or medium-speed mode. Shifts to subsleep mode when the SLEE instruction is executed in subactive mode.			
				1: Shifts to software standby mode, subactive mode, or watch mode* when the SLEEP instruction is executed in high-speed mode or medium-speed mode. Shifts to watch mode or high-speed mode when the SLEEP instruction is executed in subactive mode.			
				Note: * When entering watch mode or subactive mode, the operating mode must be set to high-speed mode.			



		Initial		
Bit	Bit Name	Value	R/W	Description
6	STS2	0	R/W	Standby Timer Select 2 to 0
5	STS1	0	R/W	These bits select the MCU wait time for clock
4	STS0	0	R/W	stabilization when software standby mode, watch mode, or subactive mode is cancelled by an external interrupt. With a crystal oscillator (table 16.3), select a wait time of 8 ms (oscillation stabilization time) or more, depending on the operating frequency. With an external clock, select a wait time of 2 ms or more.
				000: Standby time = 8,192 states
				001: Standby time = 16,384 states
				010: Standby time = 32,768 states
				011: Standby time = 65,536 states
				100: Standby time = 131,072 states
				101: Standby time = 262,144 states
				110: Reserved
				111: Standby time = 16 states
3		1	R/W	Reserved
				The write value should always be 1.
2 to 0	_	All 0	—	Reserved
				These bits are always read as 0 and cannot be modified.



16.1.2 Low-Power Control Register (LPWRCR)

LPWRCR performs power-down mode control, subclock generation control, oscillation circuit feedback resistance control, and frequency multiplication factor setting.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	DTON	0	R/W	Direct Transition ON Flag
				 0: When the SLEEP instruction is executed in high-speed mode or medium-speed mode, operation shifts to sleep mode, software standby mode, or watch mode*. When the SLEEP instruction is executed in subactive mode, operation shifts to subsleep mode or watch mode.
				1: When the SLEEP instruction is executed in high- speed mode or medium-speed mode, operation shifts directly to subactive mode*, or shifts to sleep mode or software standby mode. When the SLEEP instruction is executed in subactive mode, operation shifts directly to high-speed mode, or shifts to subsleep mode.
6	LSON	0	R/W	Low-Speed ON Flag
				0: When the SLEEP instruction is executed in high- speed mode or medium-speed mode, operation shifts to sleep mode, software standby mode, or watch mode*. When the SLEEP instruction is executed in subactive mode, operation shifts to watch mode or shifts directly to high-speed mode. Operation shifts to high-speed mode when watch mode is cancelled.
				1: When the SLEEP instruction is executed in high- speed mode, operation shifts to watch mode or subactive mode*. When the SLEEP instruction is executed in sub-active mode, operation shifts to subsleep mode or watch mode. Operation shifts to subactive mode when watch mode is cancelled.
5	_	0	R/W	Reserved
				This bit can be read from and written to. However, do not write 1 to this bit.
4	SUBSTP	0	R/W	Subclock Generation Control
				0: Enables subclock generation
				1: Disables subclock generation



Bit	Bit Name	Initial Value	R/W	Description
3	RFCUT	0	R/W	Oscillation Circuit Feedback Resistance Control
				0: When the main clock is oscillating, sets the feedback resistance ON. When the main clock is stopped, sets the feedback resistance OFF.
				 Sets the feedback resistance OFF. Change is valid when software standby mode is entered or after software standby mode is recovered.
				Note: With a crystal resonator, the resonator will not operate if this bit is set to 1.
2		0	R/W	Reserved
				This bit can be read from and written to. However, do not write 1 to this bit.
1	STC1	0	R/W	Frequency Multiplication Factor Setting
0	STC0	0	R/W	These bits specify the frequency multiplication factor of the PLL circuit.
				00: ×1
				01: ×2
				10: ×4
				11: Setting prohibited

Note: * Always set high-speed mode when shifting to watch mode or subactive mode.

16.1.3 Module Stop Control Registers A to C (MSTPCRA to MSTPCRC)

MSTPCR performs module stop mode control. Setting a bit to 1 causes the corresponding module to enter module stop mode. Clearing the bit to 0 clears the module stop mode.

Rev. 2.00, 05/04, page 372 of 442



• MSTPCRA

Bit	Bit Name	Initial Value	R/W	Module
7	MSTPA7*	0	R/W	
6	MSTPA6*	0	R/W	
5	MSTPA5	1	R/W	16-bit timer pulse unit (TPU)
4	MSTPA4*	1	R/W	
3	MSTPA3*	1	R/W	
2	MSTPA2*	1	R/W	
1	MSTPA1	1	R/W	A/D converter
0	MSTPA0*	1	R/W	

• MSTPCRB

Bit	Bit Name	Initial Value	R/W	Module
7	MSTPB7	1	R/W	Serial communication interface_0 (SCI_0)
6	MSTPB6	1	R/W	Serial communication interface_1 (SCI_1)
5	MSTPB5	1	R/W	Serial communication interface_2 (SCI_2)
4	MSTPB4*	1	R/W	
3	MSTPB3*	1	R/W	
2	MSTPB2*	1	R/W	
1	MSTPB1*	1	R/W	
0	MSTPB0*	1	R/W	



MSTPCRC

Bit	Bit Name	Initial Value	R/W	Module
7	MSTPC7*	1	R/W	
6	MSTPC6*	1	R/W	
5	MSTPC5*	1	R/W	
4	MSTPC4*	1	R/W	
3	MSTPC3	1	R/W	Controller Area Network (HCAN)
2	MSTPC2*	1	R/W	
1	MSTPC1*	1	R/W	
0	MSTPC0*	1	R/W	

Notes: * MSTPA7 and MSTPA6 are readable/writable bits with an initial value of 0 and should always be written with 0.

MSTPA4 to MSTPA2, MSTPA0, MSTPB4 to MSTPB0, MSTPC7 to MSTPC4, and MSTPC2 to MSTPC0 are readable/writable bits with an initial value of 1 and should always be written with 1.

16.2 Medium-Speed Mode

- - -

When the SCK0 to SCK2 bits in SCKCR are set to 1, the operating mode changes to mediumspeed mode as soon as the current bus cycle ends. In medium-speed mode, the CPU operates on the operating clock ($\phi/2$, $\phi/4$, $\phi/8$, $\phi/16$, or $\phi/32$) specified by the SCK0 to SCK2 bits.

On-chip peripheral modules other than bus masters always operate on the high-speed clock (ϕ).

In medium-speed mode, a bus access is executed in the specified number of states with respect to the bus master operating clock. For example, if $\phi/4$ is selected as the operating clock, on-chip memory is accessed in 4 states, and internal I/O registers in 8 states.

Medium-speed mode is cleared by clearing all of bits SCK0 to SCK2 to 0. A transition is made to high-speed mode and medium-speed mode is cleared at the end of the current bus cycle.

If a SLEEP instruction is executed when the SSBY bit in SBYCR is cleared to 0, a transition is made to sleep mode. When sleep mode is cleared by an interrupt, medium-speed mode is restored.


When the SLEEP instruction is executed with the SSBY bit = 1, operation shifts to the software standby mode. When software standby mode is cleared by an external interrupt, medium-speed mode is restored.

When the $\overline{\text{RES}}$ pin is set low and medium-speed mode is cancelled, operation shifts to the reset state. The same applies in the case of a reset caused by overflow of the watchdog timer.

Rev. 2.00, 05/04, page 374 of 442



When the $\overline{\text{STBY}}$ pin is driven low, a transition is made to hardware standby mode.






Figure 16.2 Medium-Speed Mode Transition and Clearance Timing

16.3 Sleep Mode

16.3.1 Transition to Sleep Mode

If SLEEP instruction is executed when the SBYCR SSBY bit = 0, the CPU enters the sleep mode. In sleep mode, CPU operation stops, however the contents of the CPU's internal registers are retained. Other peripheral modules do not stop.

16.3.2 Clearing Sleep Mode

Sleep mode is cleared by any interrupt, or signals at the $\overline{\text{RES}}$, or $\overline{\text{STBY}}$ pins.

• Exiting Sleep Mode by Interrupts

When an interrupt occurs, sleep mode is exited and interrupt exception processing starts. Sleep mode is not exited if the interrupt is disabled, or if interrupts other than NMI are masked by the CPU.

- Exiting Sleep Mode by RES Pin Setting the RES pin Low selects the reset state. After the stipulated reset input duration, driving the RES pin High restart the CPU performing reset exception processing.
- Exiting Sleep Mode by STBY Pin When the STBY pin level is driven low, a transition is made to hardware standby mode.



Rev. 2.00, 05/04, page 375 of 442

16.4 Software Standby Mode

16.4.1 Transition to Software Standby Mode

A transition is made to software standby mode if the SLEEP instruction is executed when the SBYCR SSBY bit is set to 1. In this mode, the CPU, on-chip peripheral modules, and oscillator, all stop. However, the contents of the CPU's internal registers, on-chip RAM data, and the states of on-chip peripheral modules other than the SCI, A/D converter, and the states of I/O ports, are retained. In this mode, the oscillator stops, and therefore power consumption is significantly reduced.

16.4.2 Clearing Software Standby Mode

Software standby mode is cleared by an external interrupt (NMI pin, or pins $\overline{IRQ0}$ to $\overline{IRQ5}$), or by means of the \overline{RES} pin or \overline{STBY} pin.

• Clearing with an Interrupt

When an NMI or IRQ0 to IRQ5 interrupt request signal is input, clock oscillation starts, and after the time set in bits STS0 to STS2 in SBYCR has elapsed, stable clocks are supplied to the entire chip, software standby mode is cleared, and interrupt exception handling is started.

When clearing software standby mode with an IRQ0 to IRQ5 interrupt, set the corresponding enable bit to 1 and ensure that no interrupt with a higher priority than interrupts IRQ0 to IRQ5 is generated. Software standby mode cannot be cleared if the interrupt has been masked on the CPU side.

• Clearing with the $\overline{\text{RES}}$ Pin

When the $\overline{\text{RES}}$ pin is driven low, clock oscillation is started. At the same time as clock oscillation starts, clocks are supplied to the entire chip. Note that the $\overline{\text{RES}}$ pin must be held low until clock oscillation stabilizes. When the $\overline{\text{RES}}$ pin goes high, the CPU begins reset exception handling.

• Clearing with the $\overline{\text{STBY}}$ Pin

When the $\overline{\text{STBY}}$ pin is driven low, a transition is made to hardware standby mode.



16.4.3 Setting Oscillation Stabilization Time after Clearing Software Standby Mode

Bits STS2 to STS0 in SBYCR should be set as described below.

• Using a Crystal Oscillator

Set bits STS0 to STS2 so that the standby time is at least 8 ms (the oscillation stabilization time).

Table 16.3 shows the standby times for different operating frequencies and settings of bits STS0 to STS2.

• Using an External Clock

The PLL circuit requires a time for stabilization. Set bits STS0 to STS2 so that the standby time is at least 2 ms.

STS2	STS1	STS0	Standby Time	24 MHz	20 MHz	16 MHz	12 MHz	10 MHz	8 MHz	6 MHz	4 MHz	Unit
0	0	0	8192 states	0.34	0.41	0.51	0.68	0.8	1.0	1.3	2.0	ms
		1	16384 states	0.68	0.82	1.0	1.3	1.6	2.0	2.7	4.1	_
	1	0	32768 states	1.4	1.6	2.0	2.7	3.3	4.1	5.5	8.2	
		1	65536 states	2.7	3.3	4.1	5.5	6.6	8.2	10.9	16.4	-
1	0	0	131072 states	5.5	6.6	8.2	10.9	13.1	16.4	21.8	32.8	_
		1	262144 states	10.9	13.1	16.4	21.8	26.2	32.8	43.6	65.6	-
	1	0	Reserved	_	_	_	_	_	_	_	_	_
		1	16 states*	0.7	0.8	1.0	1.3	1.6	2.0	1.7	4.0	μs

Table 16.3 Oscillation Stabilization Time Settings

: Recommended time setting

Note: * Cannot be set.


16.4.4 Software Standby Mode Application Example

Figure 16.3 shows an example in which a transition is made to software standby mode at a falling edge on the NMI pin, and software standby mode is cleared at a rising edge on the NMI pin.

In this example, an NMI interrupt is accepted with the NMIEG bit in SYSCR cleared to 0 (falling edge specification), then the NMIEG bit is set to 1 (rising edge specification), the SSBY bit is set to 1, and a SLEEP instruction is executed, causing a transition to software standby mode.

RENESAS

Software standby mode is then cleared at the rising edge on the NMI pin.






Figure 16.3 Software Standby Mode Application Example

16.5 Hardware Standby Mode

16.5.1 Transition to Hardware Standby Mode

When the $\overline{\text{STBY}}$ pin is driven low, a transition is made to hardware standby mode from any mode.

In hardware standby mode, all functions enter the reset state and stop operation, resulting in a significant reduction in power consumption. As long as the prescribed voltage is supplied, on-chip RAM data is retained. I/O ports are set to the high-impedance state.

In order to retain on-chip RAM data, the RAME bit in SYSCR should be cleared to 0 before driving the $\overline{\text{STBY}}$ pin low.

Do not change the state of the mode pins (MD0 to MD2) while this LSI is in hardware standby mode.

Rev. 2.00, 05/04, page 378 of 442



16.5.2 Clearing Hardware Standby Mode

Hardware standby mode is cleared by means of the $\overline{\text{STBY}}$ pin and the $\overline{\text{RES}}$ pin. When the $\overline{\text{STBY}}$ pin is driven high while the $\overline{\text{RES}}$ pin is low, the reset state is set and clock oscillation is started. Ensure that the $\overline{\text{RES}}$ pin is held low until the clock oscillator stabilizes (at least 8 ms—the oscillation stabilization time—when using a crystal oscillator). When the $\overline{\text{RES}}$ pin is subsequently driven high, a transition is made to the program execution state via the reset exception handling state.

16.5.3 Hardware Standby Mode Timings

Timing of Transition to Hardware Standby Mode

1. To retain RAM contents with the RAME bit set to 1 in SYSCR

Drive the $\overline{\text{RES}}$ signal low at least 10 states before the $\overline{\text{STBY}}$ signal goes low, as shown in figure 16.4. After $\overline{\text{STBY}}$ has gone low, $\overline{\text{RES}}$ has to wait for at least 0 ns before becoming high.




Figure 16.4 Timing of Transition to Hardware Standby Mode

2. To retain RAM contents with the RAME bit cleared to 0 in SYSCR, or when RAM contents do not need to be retained

RES does not have to be driven low as in the above case.

Timing of Recovery from Hardware Standby Mode

Drive the $\overline{\text{RES}}$ signal low approximately 100 ns or more before $\overline{\text{STBY}}$ goes high to execute a power-on reset.




Figure 16.5 Timing of Recovery from Hardware Standby Mode

16.6 Module Stop Mode

Module stop mode can be set for individual on-chip peripheral modules.

When the corresponding MSTP bit in MSTPCR is set to 1, module operation stops at the end of the bus cycle and a transition is made to module stop mode. The CPU continues operating independently.

When the corresponding MSTP bit is cleared to 0, module stop mode is cleared and the module starts operating at the end of the bus cycle. In module stop mode, the internal states of modules other than the SCI*, HCAN, and A/D converter are retained.

After reset clearance, all modules are in module stop mode.

When an on-chip peripheral module is in module stop mode, read/write access to its registers is disabled.

Note: * The internal states of some SCI registers are retained.

16.7 Watch Mode

16.7.1 Transition to Watch Mode

CPU operation makes a transition to watch mode when the SLEEP instruction is executed in highspeed mode or subactive mode with the SSBY bit in SBYCR = 1, the DTON bit in LPWRCR = 0, and the PSS bit in TCSR_1 (WDT_1) = 1.

In watch mode, the CPU is stopped and peripheral modules other than WDT_1 are also stopped. The contents of the CPU's internal registers, on-chip RAM data, and the states of on-chip peripheral modules other than the SCI, HCAN, and A/D converter, and the states of I/O ports, are retained.

16.7.2 Canceling Watch Mode

Watch mode is canceled by any interrupt (WOVI1 interrupt, NMI pin, or $\overline{IRQ0}$ to $\overline{IRQ5}$ pin), or signals at the \overline{RES} , or \overline{STBY} pin.

Canceling Watch Mode by Interrupt

When an interrupt occurs, watch mode is canceled and a transition is made to high-speed mode or medium-speed mode when the LSON bit in LPWRCR = 0 or to subactive mode when the LSON bit = 1. When a transition is made to high-speed mode, a stable clock is supplied to all LSI circuits and interrupt exception processing starts after the time set in the STS2 to STS0 bits of SBYCR has elapsed. In case of an IRQ0 to IRQ5 interrupt, watch mode is not canceled if the corresponding enable bit has been cleared to 0. In case of the interrupt from the on-chip Rev. 2.00, 05/04, page 380 of 442



peripheral modules, if the interrupt enable register has been set to disable the reception of that interrupt, or is masked by the CPU, watch mode is not canceled.

For the setting of the oscillation stabilization time when making a transition from watch mode to high-speed mode, see 16.4.3, Setting Oscillation Stabilization Time after Clearing Software Standby Mode.

- Canceling Watch Mode by RES Pin For canceling watch mode by the RES pin, see 16.4.2, Clearing Software Standby Mode.
- Canceling Watch Mode by STBY Pin When the STBY pin is driven low, a transition is made to hardware standby mode.

16.8 Subsleep Mode

16.8.1 Transition to Subsleep Mode

When the SLEEP instruction is executed in subactive mode with the SSBY bit in SBYCR = 0, the LSON bit in LPWRCR = 1, and the PSS bit in TCSR_1 (WDT_1) = 1, CPU operation shifts to subsleep mode.

In subsleep mode, the CPU is stopped and peripheral modules other than WDT_0 and WDT_1 are also stopped. The contents of the CPU's internal registers, on-chip RAM data, and the states of on-chip peripheral modules other than the SCI, HCAN, and A/D converter, and the states of I/O ports, are retained.

16.8.2 Canceling Subsleep Mode

Subsleep mode is canceled by any interrupt (WOVI0 or WOVI1 interrupt, NMI pin, or $\overline{IRQ0}$ to $\overline{IRQ5}$ pin), or signals at the \overline{RES} or \overline{STBY} pin.

Canceling Subsleep Mode by Interrupt

When an interrupt occurs, subsleep mode is canceled and interrupt exception processing starts. In case of an IRQ0 to IRQ5 interrupt, subsleep mode is not canceled if the corresponding enable bit has been cleared to 0. In case of the interrupt from the on-chip peripheral modules, if the interrupt enable register has been set to disable the reception of that interrupt, or is masked by the CPU, subsleep mode is not canceled.

- Canceling Subsleep Mode by RES Pin For canceling subsleep mode by the RES pin, see 16.4.2, Clearing Software Standby Mode.
- Canceling Subsleep Mode by STBY Pin
 When the STBY pin is driven low, a transition is made to hardware standby mode.



Rev. 2.00, 05/04, page 381 of 442

16.9 Subactive Mode

16.9.1 Transition to Subactive Mode

CPU operation makes a transition to subactive mode when the SLEEP instruction is executed in high-speed mode with the SSBY bit in SBYCR = 1, the DTON bit in LPWRCR = 1, the LSON bit = 1, and the PSS bit in TCSR_1 (WDT_1) = 1. When an interrupt occurs in watch mode, and if the LSON bit of LPWRCR is 1, a transition is made to subactive mode. And if an interrupt occurs in subsleep mode, a transition is made to subactive mode.

In subactive mode, the CPU operates at low speed on the subclock, and the program is executed one after another. Peripheral modules other than WDT_0 and WDT_1 are also stopped.

When operating the CPU in subactive mode, the SCK2 to SCK0 bits in SCKCR must be set to 0.

16.9.2 Canceling Subactive Mode

Subactive mode is canceled by the SLEEP instruction or signals at the $\overline{\text{RES}}$ or $\overline{\text{STBY}}$ pin.

Canceling Subactive Mode by SLEEP Instruction: When the SLEEP instruction is executed with the SSBY bit in SBYCR = 1, the DTON bit in LPWRCR = 0, and the PSS bit in TCSR_1 (WDT_1) = 1, subactive mode is canceled and a transition is made to watch mode. When the SLEEP instruction is executed with the SSBY bit in SBYCR = 0, the LSON bit in LPWRCR = 1, and the PSS bit in TCSR_1 (WDT_1) = 1, a transition is made to subsleep mode. When the SLEEP instruction is executed with the SSBY bit in SBYCR = 1, the DTON bit in LPWRCR = 1, the LSON bit = 0, and the PSS bit in TCSR_1 (WDT_1) = 1, a direct transition is made to high-speed mode (SCK0 to SCK2 are all 0).

- Canceling Subactive Mode by RES Pin For canceling subactive mode by the RES pin, see 16.4.2, Clearing Software Standby Mode.
- Canceling Subactive Mode by STBY Pin
 When the STBY pin is driven low, a transition is made to hardware standby mode.

16.10 Direct Transitions

There are three modes, high-speed, medium-speed, and subactive, in which the CPU executes programs. When a direct transition is made, there is no interruption of program execution in shifting between high-speed and subactive modes. Direct transitions are enabled by setting the DTON bit in LPWRCR to 1, then executing the SLEEP instruction. After a transition, direct transition interrupt exception processing starts.



16.10.1 Direct Transitions from High-Speed Mode to Subactive Mode

Execute the SLEEP instruction in high-speed mode with the SSBY bit in SBYCR = 1, the LSON bit in LPWRCR= 1, the DTON bit = 1, and the PSS bit in TCSR_1 (WDT_1) = 1, to make a direct transition to subactive mode.

16.10.2 Direct Transitions from Subactive Mode to High-Speed Mode

Execute the SLEEP instruction in subactive mode with the SSBY bit in SBYCR = 1, the LSON bit in LPWRCR = 0, the DTON bit = 1, and the PSS bit in TCSR_1 (WDT_1) = 1, to make a direct transition to high-speed mode after the time set in the STS2 to STS0 bits of SBYCR has elapsed.

16.11 ¢ Clock Output Disabling Function

The output of the ϕ clock can be controlled by means of the PSTOP bit in SCKCR and DDR for the corresponding port. When the PSTOP bit is set to 1, the ϕ clock stops at the end of the bus cycle, and ϕ output goes high. ϕ clock output is enabled when the PSTOP bit is cleared to 0. When DDR for the corresponding port is cleared to 0, ϕ clock output is disabled and input port mode is set. Table 16.4 shows the state of the ϕ pin in each processing state.

Register Settings		High-Speed			Software Standby Mode,		
DDR	PSTOP	 Mode, Medium- Speed Mode 	Subactive Mode	Sleep Mode, Subsleep Mode	Watch Mode, Direct Transitions	Hardware Standby Mode	
0	×	High impedance	High impedance	High impedance	High impedance	High impedance	
1	0	φ output	φ _{SUB} output	φ output	Fixed high	High impedance	
1	1	Fixed high	Fixed high	Fixed high	Fixed high	High impedance	

Table 16.4\$\overline{0}\$ Pin State in Each Processing State

Legend:

×: Don't care



16.12 Usage Notes

16.12.1 I/O Port Status

In software standby mode, I/O port states are retained. Therefore, there is no reduction in current consumption for the output current when a high-level signal is output.

16.12.2 Current Consumption during Oscillation Stabilization Wait Period

Current consumption increases during the oscillation stabilization wait period.

16.12.3 On-Chip Peripheral Module Interrupt

The on-chip peripheral module (TPU), that halts in subactive mode, cannot cancel that interrupt in subactive mode. Thus, if a transition is made to subactive mode via watch mode when an interrupt has been requested, it will not be possible to clear the CPU interrupt source.

Interrupts should therefore be disabled before executing the SLEEP instruction, then entering watch mode.

16.12.4 Writing to MSTPCR

MSTPCR should only be written to by the CPU.



Section 17 List of Registers

The address list gives information on the on-chip I/O register addresses, how the register bits are configured, and the register states in each operating mode. The information is given as shown below.

- 1. Register addresses (address order)
- Registers are listed from the lower allocation addresses.
- Registers are classified by functional modules.
- The access size is indicated.
- 2. Register bits
- Bit configurations of the registers are described in the same order as the register addresses.
- Reserved bits are indicated by in the bit name column.
- No entry in the bit-name column indicates that the whole register is allocated as a counter or for holding data.
- 3. Register states in each operating mode
- Register states are described in the same order as the register addresses.
- The register states described here are for the basic operating modes. If there is a specific reset for an on-chip peripheral module, refer to the section on that on-chip peripheral module.



17.1 Register Addresses (Address Order)

The data bus width indicates the numbers of bits by which the register is accessed.

The number of access states indicates the number of states based on the specified reference clock.

Register Name	Abbrevia- tion	Bit No.	Address*	Module	Data Width	Access State
Master control register	MCR	8	H'F800	HCAN	16	4
General status register	GSR	8	H'F801	HCAN	16	4
Bit configuration register	BCR	16	H'F802	HCAN	16	4
Mailbox configuration register	MBCR	16	H'F804	HCAN	16	4
Transmit wait register	TXPR	16	H'F806	HCAN	16	4
Transmit wait cancel register	TXCR	16	H'F808	HCAN	16	4
Transmit acknowledge register	TXACK	16	H'F80A	HCAN	16	4
Abort acknowledge register	ABACK	16	H'F80C	HCAN	16	4
Receive complete register	RXPR	16	H'F80E	HCAN	16	4
Remote request register	RFPR	16	H'F810	HCAN	16	4
Interrupt register	IRR	16	H'F812	HCAN	16	4
Mailbox interrupt mask register	MBIMR	16	H'F814	HCAN	16	4
Interrupt mask register	IMR	16	H'F816	HCAN	16	4
Receive error counter	REC	8	H'F818	HCAN	16	4
Transmit error counter	TEC	8	H'F819	HCAN	16	4
Unread message status register	UMSR	16	H'F81A	HCAN	16	4
Local acceptance filter mask L	LAFML	16	H'F81C	HCAN	16	4
Local acceptance filter mask H	LAFMH	16	H'F81E	HCAN	16	4
Message control 0[1]	MC0[1]	8	H'F820	HCAN	16	4
Message control 0[2]	MC0[2]	8	H'F821	HCAN	16	4
Message control 0[3]	MC0[3]	8	H'F822	HCAN	16	4
Message control 0[4]	MC0[4]	8	H'F823	HCAN	16	4
Message control 0[5]	MC0[5]	8	H'F824	HCAN	16	4
Message control 0[6]	MC0[6]	8	H'F825	HCAN	16	4
Message control 0[7]	MC0[7]	8	H'F826	HCAN	16	4
Message control 0[8]	MC0[8]	8	H'F827	HCAN	16	4
Message control 1[1]	MC1[1]	8	H'F828	HCAN	16	4

De sister Name	Abbrevia-		A dalaa a a *	Madula	Data	Access
Register Name	tion	Bit No.	Address*		Width	State
Message control 1[2]	MC1[2]	8	H'F829	HCAN	16	4
Message control 1[3]	MC1[3]	8	H'F82A	HCAN	16	4
Message control 1[4]	MC1[4]	8	H'F82B	HCAN	16	4
Message control 1[5]	MC1[5]	8	H'F82C	HCAN	16	4
Message control 1[6]	MC1[6]	8	H'F82D	HCAN	16	4
Message control 1[7]	MC1[7]	8	H'F82E	HCAN	16	4
Message control 1[8]	MC1[8]	8	H'F82F	HCAN	16	4
Message control 2[1]	MC2[1]	8	H'F830	HCAN	16	4
Message control 2[2]	MC2[2]	8	H'F831	HCAN	16	4
Message control 2[3]	MC2[3]	8	H'F832	HCAN	16	4
Message control 2[4]	MC2[4]	8	H'F833	HCAN	16	4
Message control 2[5]	MC2[5]	8	H'F834	HCAN	16	4
Message control 2[6]	MC2[6]	8	H'F835	HCAN	16	4
Message control 2[7]	MC2[7]	8	H'F836	HCAN	16	4
Message control 2[8]	MC2[8]	8	H'F837	HCAN	16	4
Message control 3[1]	MC3[1]	8	H'F838	HCAN	16	4
Message control 3[2]	MC3[2]	8	H'F839	HCAN	16	4
Message control 3[3]	MC3[3]	8	H'F83A	HCAN	16	4
Message control 3[4]	MC3[4]	8	H'F83B	HCAN	16	4
Message control 3[5]	MC3[5]	8	H'F83C	HCAN	16	4
Message control 3[6]	MC3[6]	8	H'F83D	HCAN	16	4
Message control 3[7]	MC3[7]	8	H'F83E	HCAN	16	4
Message control 3[8]	MC3[8]	8	H'F83F	HCAN	16	4
Message control 4[1]	MC4[1]	8	H'F840	HCAN	16	4
Message control 4[2]	MC4[2]	8	H'F841	HCAN	16	4
Message control 4[3]	MC4[3]	8	H'F842	HCAN	16	4
Message control 4[4]	MC4[4]	8	H'F843	HCAN	16	4
Message control 4[5]	MC4[5]	8	H'F844	HCAN	16	4
Message control 4[6]	MC4[6]	8	H'F845	HCAN	16	4
Message control 4[7]	MC4[7]	8	H'F846	HCAN	16	4
Message control 4[8]	MC4[8]	8	H'F847	HCAN	16	4
Message control 5[1]	MC5[1]	8	H'F848	HCAN	16	4
Message control 5[2]	MC5[2]	8	H'F849	HCAN	16	4

Register Name	Abbrevia- tion	Bit No.	Address*	Module	Data Width	Access State
Message control 5[3]	MC5[3]	8	H'F84A	HCAN	16	4
Message control 5[4]	MC5[4]	8	H'F84B	HCAN	16	4
Message control 5[5]	MC5[5]	8	H'F84C	HCAN	16	4
Message control 5[6]	MC5[6]	8	H'F84D	HCAN	16	4
Message control 5[7]	MC5[7]	8	H'F84E	HCAN	16	4
Message control 5[8]	MC5[8]	8	H'F84F	HCAN	16	4
Message control 6[1]	MC6[1]	8	H'F850	HCAN	16	4
Message control 6[2]	MC6[2]	8	H'F851	HCAN	16	4
Message control 6[3]	MC6[3]	8	H'F852	HCAN	16	4
Message control 6[4]	MC6[4]	8	H'F853	HCAN	16	4
Message control 6[5]	MC6[5]	8	H'F854	HCAN	16	4
Message control 6[6]	MC6[6]	8	H'F855	HCAN	16	4
Message control 6[7]	MC6[7]	8	H'F856	HCAN	16	4
Message control 6[8]	MC6[8]	8	H'F857	HCAN	16	4
Message control 7[1]	MC7[1]	8	H'F858	HCAN	16	4
Message control 7[2]	MC7[2]	8	H'F859	HCAN	16	4
Message control 7[3]	MC7[3]	8	H'F85A	HCAN	16	4
Message control 7[4]	MC7[4]	8	H'F85B	HCAN	16	4
Message control 7[5]	MC7[5]	8	H'F85C	HCAN	16	4
Message control 7[6]	MC7[6]	8	H'F85D	HCAN	16	4
Message control 7[7]	MC7[7]	8	H'F85E	HCAN	16	4
Message control 7[8]	MC7[8]	8	H'F85F	HCAN	16	4
Message control 8[1]	MC8[1]	8	H'F860	HCAN	16	4
Message control 8[2]	MC8[2]	8	H'F861	HCAN	16	4
Message control 8[3]	MC8[3]	8	H'F862	HCAN	16	4
Message control 8[4]	MC8[4]	8	H'F863	HCAN	16	4
Message control 8[5]	MC8[5]	8	H'F864	HCAN	16	4
Message control 8[6]	MC8[6]	8	H'F865	HCAN	16	4
Message control 8[7]	MC8[7]	8	H'F866	HCAN	16	4
Message control 8[8]	MC8[8]	8	H'F867	HCAN	16	4
Message control 9[1]	MC9[1]	8	H'F868	HCAN	16	4
Message control 9[2]	MC9[2]	8	H'F869	HCAN	16	4
Message control 9[3]	MC9[3]	8	H'F86A	HCAN	16	4



Register Name	Abbrevia- tion	Bit No.	Address*	Module	Data Width	Access State
Message control 9[4]	MC9[4]	8	H'F86B	HCAN	16	4
Message control 9[5]	MC9[5]	8	H'F86C	HCAN	16	4
Message control 9[6]	MC9[6]	8	H'F86D	HCAN	16	4
Message control 9[7]	MC9[7]	8	H'F86E	HCAN	16	4
Message control 9[8]	MC9[8]	8	H'F86F	HCAN	16	4
Message control 10[1]	MC10[1]	8	H'F870	HCAN	16	4
Message control 10[2]	MC10[2]	8	H'F871	HCAN	16	4
Message control 10[3]	MC10[3]	8	H'F872	HCAN	16	4
Message control 10[4]	MC10[4]	8	H'F873	HCAN	16	4
Message control 10[5]	MC10[5]	8	H'F874	HCAN	16	4
Message control 10[6]	MC10[6]	8	H'F875	HCAN	16	4
Message control 10[7]	MC10[7]	8	H'F876	HCAN	16	4
Message control 10[8]	MC10[8]	8	H'F877	HCAN	16	4
Message control 11[1]	MC11[1]	8	H'F878	HCAN	16	4
Message control 11[2]	MC11[2]	8	H'F879	HCAN	16	4
Message control 11[3]	MC11[3]	8	H'F87A	HCAN	16	4
Message control 11[4]	MC11[4]	8	H'F87B	HCAN	16	4
Message control 11[5]	MC11[5]	8	H'F87C	HCAN	16	4
Message control 11[6]	MC11[6]	8	H'F87D	HCAN	16	4
Message control 11[7]	MC11[7]	8	H'F87E	HCAN	16	4
Message control 11[8]	MC11[8]	8	H'F87F	HCAN	16	4
Message control 12[1]	MC12[1]	8	H'F880	HCAN	16	4
Message control 12[2]	MC12[2]	8	H'F881	HCAN	16	4
Message control 12[3]	MC12[3]	8	H'F882	HCAN	16	4
Message control 12[4]	MC12[4]	8	H'F883	HCAN	16	4
Message control 12[5]	MC12[5]	8	H'F884	HCAN	16	4
Message control 12[6]	MC12[6]	8	H'F885	HCAN	16	4
Message control 12[7]	MC12[7]	8	H'F886	HCAN	16	4
Message control 12[8]	MC12[8]	8	H'F887	HCAN	16	4
Message control 13[1]	MC13[1]	8	H'F888	HCAN	16	4
Message control 13[2]	MC13[2]	8	H'F889	HCAN	16	4
Message control 13[3]	MC13[3]	8	H'F88A	HCAN	16	4
Message control 13[4]	MC13[4]	8	H'F88B	HCAN	16	4

Register Name	Abbrevia- tion	Bit No.	Address*	Module	Data Width	Access State
Message control 13[5]	MC13[5]	8	H'F88C	HCAN	16	4
Message control 13[6]	MC13[6]	8	H'F88D	HCAN	16	4
Message control 13[7]	MC13[7]	8	H'F88E	HCAN	16	4
Message control 13[8]	MC13[8]	8	H'F88F	HCAN	16	4
Message control 14[1]	MC14[1]	8	H'F890	HCAN	16	4
Message control 14[2]	MC14[2]	8	H'F891	HCAN	16	4
Message control 14[3]	MC14[3]	8	H'F892	HCAN	16	4
Message control 14[4]	MC14[4]	8	H'F893	HCAN	16	4
Message control 14[5]	MC14[5]	8	H'F894	HCAN	16	4
Message control 14[6]	MC14[6]	8	H'F895	HCAN	16	4
Message control 14[7]	MC14[7]	8	H'F896	HCAN	16	4
Message control 14[8]	MC14[8]	8	H'F897	HCAN	16	4
Message control 15[1]	MC15[1]	8	H'F898	HCAN	16	4
Message control 15[2]	MC15[2]	8	H'F899	HCAN	16	4
Message control 15[3]	MC15[3]	8	H'F89A	HCAN	16	4
Message control 15[4]	MC15[4]	8	H'F89B	HCAN	16	4
Message control 15[5]	MC15[5]	8	H'F89C	HCAN	16	4
Message control 15[6]	MC15[6]	8	H'F89D	HCAN	16	4
Message control 15[7]	MC15[7]	8	H'F89E	HCAN	16	4
Message control 15[8]	MC15[8]	8	H'F89F	HCAN	16	4
Message data 0[1]	MD0[1]	8	H'F8B0	HCAN	16	4
Message data 0[2]	MD0[2]	8	H'F8B1	HCAN	16	4
Message data 0[3]	MD0[3]	8	H'F8B2	HCAN	16	4
Message data 0[4]	MD0[4]	8	H'F8B3	HCAN	16	4
Message data 0[5]	MD0[5]	8	H'F8B4	HCAN	16	4
Message data 0[6]	MD0[6]	8	H'F8B5	HCAN	16	4
Message data 0[7]	MD0[7]	8	H'F8B6	HCAN	16	4
Message data 0[8]	MD0[8]	8	H'F8B7	HCAN	16	4
Message data 1[1]	MD1[1]	8	H'F8B8	HCAN	16	4
Message data 1[2]	MD1[2]	8	H'F8B9	HCAN	16	4
Message data 1[3]	MD1[3]	8	H'F8BA	HCAN	16	4
Message data 1[4]	MD1[4]	8	H'F8BB	HCAN	16	4
Message data 1[5]	MD1[5]	8	H'F8BC	HCAN	16	4

Register Name	Abbrevia- tion	Bit No.	Address*	Module	Data Width	Access State
Message data 1[6]	MD1[6]	8	H'F8BD	HCAN	16	4
Message data 1[7]	MD1[7]	8	H'F8BE	HCAN	16	4
Message data 1[8]	MD1[8]	8	H'F8BF	HCAN	16	4
Message data 2[1]	MD2[1]	8	H'F8C0	HCAN	16	4
Message data 2[2]	MD2[2]	8	H'F8C1	HCAN	16	4
Message data 2[3]	MD2[3]	8	H'F8C2	HCAN	16	4
Message data 2[4]	MD2[4]	8	H'F8C3	HCAN	16	4
Message data 2[5]	MD2[5]	8	H'F8C4	HCAN	16	4
Message data 2[6]	MD2[6]	8	H'F8C5	HCAN	16	4
Message data 2[7]	MD2[7]	8	H'F8C6	HCAN	16	4
Message data 2[8]	MD2[8]	8	H'F8C7	HCAN	16	4
Message data 3[1]	MD3[1]	8	H'F8C8	HCAN	16	4
Message data 3[2]	MD3[2]	8	H'F8C9	HCAN	16	4
Message data 3[3]	MD3[3]	8	H'F8CA	HCAN	16	4
Message data 3[4]	MD3[4]	8	H'F8CB	HCAN	16	4
Message data 3[5]	MD3[5]	8	H'F8CC	HCAN	16	4
Message data 3[6]	MD3[6]	8	H'F8CD	HCAN	16	4
Message data 3[7]	MD3[7]	8	H'F8CE	HCAN	16	4
Message data 3[8]	MD3[8]	8	H'F8CF	HCAN	16	4
Message data 4[1]	MD4[1]	8	H'F8D0	HCAN	16	4
Message data 4[2]	MD4[2]	8	H'F8D1	HCAN	16	4
Message data 4[3]	MD4[3]	8	H'F8D2	HCAN	16	4
Message data 4[4]	MD4[4]	8	H'F8D3	HCAN	16	4
Message data 4[5]	MD4[5]	8	H'F8D4	HCAN	16	4
Message data 4[6]	MD4[6]	8	H'F8D5	HCAN	16	4
Message data 4[7]	MD4[7]	8	H'F8D6	HCAN	16	4
Message data 4[8]	MD4[8]	8	H'F8D7	HCAN	16	4
Message data 5[1]	MD5[1]	8	H'F8D8	HCAN	16	4
Message data 5[2]	MD5[2]	8	H'F8D9	HCAN	16	4
Message data 5[3]	MD5[3]	8	H'F8DA	HCAN	16	4
Message data 5[4]	MD5[4]	8	H'F8DB	HCAN	16	4
Message data 5[5]	MD5[5]	8	H'F8DC	HCAN	16	4
Message data 5[6]	MD5[6]	8	H'F8DD	HCAN	16	4

Message data 5[7] MD5[7] 8 H'F8DE HCAN 16 4 Message data 5[8] MD5[8] 8 H'F8DF HCAN 16 4 Message data 6[1] MD6[1] 8 H'F8E0 HCAN 16 4 Message data 6[2] MD6[2] 8 H'F8E1 HCAN 16 4 Message data 6[3] MD6[3] 8 H'F8E3 HCAN 16 4 Message data 6[6] MD6[5] 8 H'F8E5 HCAN 16 4 Message data 6[6] MD6[6] 8 H'F8E5 HCAN 16 4 Message data 6[6] MD6[6] 8 H'F8E5 HCAN 16 4 Message data 7[1] MD7[1] 8 H'F8E5 HCAN 16 4 Message data 7[4] MD7[3] 8 H'F8E5 HCAN 16 4 Message data 7[6] MD7[6] 8 H'F8E5 HCAN 16 4 Message data 7[6] <th>Register Name</th> <th>Abbrevia- tion</th> <th>Bit No.</th> <th>Address*</th> <th>Module</th> <th>Data Width</th> <th>Access State</th>	Register Name	Abbrevia- tion	Bit No.	Address*	Module	Data Width	Access State
Message data 6[1] MD6[1] 8 H'F8E0 HCAN 16 4 Message data 6[2] MD6[2] 8 H'F8E1 HCAN 16 4 Message data 6[3] MD6[3] 8 H'F8E2 HCAN 16 4 Message data 6[4] MD6[4] 8 H'F8E3 HCAN 16 4 Message data 6[5] MD6[5] 8 H'F8E3 HCAN 16 4 Message data 6[6] MD6[7] 8 H'F8E5 HCAN 16 4 Message data 6[7] MD6[7] 8 H'F8E6 HCAN 16 4 Message data 7[1] MD7[1] 8 H'F8E9 HCAN 16 4 Message data 7[2] MD7[3] 8 H'F8E9 HCAN 16 4 Message data 7[6] MD7[5] 8 H'F8E0 HCAN 16 4 Message data 7[6] MD7[7] 8 H'F8E1 HCAN 16 4 Message data 7[8] <td>Message data 5[7]</td> <td>MD5[7]</td> <td>8</td> <td>H'F8DE</td> <td>HCAN</td> <td>16</td> <td>4</td>	Message data 5[7]	MD5[7]	8	H'F8DE	HCAN	16	4
Message data 6[2] MD6[2] 8 H'F8E1 HCAN 16 4 Message data 6[3] MD6[3] 8 H'F8E2 HCAN 16 4 Message data 6[4] MD6[4] 8 H'F8E3 HCAN 16 4 Message data 6[5] MD6[5] 8 H'F8E4 HCAN 16 4 Message data 6[6] MD6[7] 8 H'F8E5 HCAN 16 4 Message data 6[8] MD6[8] 8 H'F8E6 HCAN 16 4 Message data 7[1] MD7[1] 8 H'F8E8 HCAN 16 4 Message data 7[2] MD7[3] 8 H'F8E8 HCAN 16 4 Message data 7[4] MD7[4] 8 H'F8E8 HCAN 16 4 Message data 7[6] MD7[6] 8 H'F8E0 HCAN 16 4 Message data 7[7] MD7[7] 8 H'F8E7 HCAN 16 4 Message data 8[1] <td>Message data 5[8]</td> <td>MD5[8]</td> <td>8</td> <td>H'F8DF</td> <td>HCAN</td> <td>16</td> <td>4</td>	Message data 5[8]	MD5[8]	8	H'F8DF	HCAN	16	4
Message data 6[3] MD6[3] 8 H'F8E2 HCAN 16 4 Message data 6[4] MD6[4] 8 H'F8E3 HCAN 16 4 Message data 6[5] MD6[5] 8 H'F8E3 HCAN 16 4 Message data 6[6] MD6[7] 8 H'F8E6 HCAN 16 4 Message data 6[8] MD6[7] 8 H'F8E6 HCAN 16 4 Message data 6[8] MD6[8] 8 H'F8E7 HCAN 16 4 Message data 7[1] MD7[1] 8 H'F8E8 HCAN 16 4 Message data 7[2] MD7[2] 8 H'F8E9 HCAN 16 4 Message data 7[6] MD7[5] 8 H'F8EB HCAN 16 4 Message data 7[6] MD7[7] 8 H'F8ED HCAN 16 4 Message data 7[8] MD7[8] 8 H'F8E1 HCAN 16 4 Message data 8[2] <td>Message data 6[1]</td> <td>MD6[1]</td> <td>8</td> <td>H'F8E0</td> <td>HCAN</td> <td>16</td> <td>4</td>	Message data 6[1]	MD6[1]	8	H'F8E0	HCAN	16	4
Message data 6[4] MD6[4] 8 H'F8E3 HCAN 16 4 Message data 6[5] MD6[5] 8 H'F8E4 HCAN 16 4 Message data 6[6] MD6[6] 8 H'F8E5 HCAN 16 4 Message data 6[7] MD6[7] 8 H'F8E6 HCAN 16 4 Message data 6[8] MD6[8] 8 H'F8E7 HCAN 16 4 Message data 7[1] MD7[1] 8 H'F8E8 HCAN 16 4 Message data 7[2] MD7[2] 8 H'F8E9 HCAN 16 4 Message data 7[4] MD7[4] 8 H'F8E8 HCAN 16 4 Message data 7[6] MD7[5] 8 H'F8ED HCAN 16 4 Message data 7[7] MD7[7] 8 H'F8E8 HCAN 16 4 Message data 7[8] MD7[8] 8 H'F8E7 HCAN 16 4 Message data 8[2] <td>Message data 6[2]</td> <td>MD6[2]</td> <td>8</td> <td>H'F8E1</td> <td>HCAN</td> <td>16</td> <td>4</td>	Message data 6[2]	MD6[2]	8	H'F8E1	HCAN	16	4
Message data 6[5] MD6[5] 8 H'F8E4 HCAN 16 4 Message data 6[6] MD6[6] 8 H'F8E5 HCAN 16 4 Message data 6[7] MD6[7] 8 H'F8E6 HCAN 16 4 Message data 6[8] MD6[8] 8 H'F8E7 HCAN 16 4 Message data 7[1] MD7[1] 8 H'F8E8 HCAN 16 4 Message data 7[2] MD7[2] 8 H'F8E9 HCAN 16 4 Message data 7[3] MD7[3] 8 H'F8E8 HCAN 16 4 Message data 7[6] MD7[4] 8 H'F8EB HCAN 16 4 Message data 7[6] MD7[6] 8 H'F8E0 HCAN 16 4 Message data 7[8] MD7[7] 8 H'F8EF HCAN 16 4 Message data 8[1] MD8[1] 8 H'F8F1 HCAN 16 4 Message data 8[2] <td>Message data 6[3]</td> <td>MD6[3]</td> <td>8</td> <td>H'F8E2</td> <td>HCAN</td> <td>16</td> <td>4</td>	Message data 6[3]	MD6[3]	8	H'F8E2	HCAN	16	4
Message data 6[6] MD6[6] 8 H'F8E5 HCAN 16 4 Message data 6[7] MD6[7] 8 H'F8E6 HCAN 16 4 Message data 6[8] MD6[8] 8 H'F8E7 HCAN 16 4 Message data 7[1] MD7[1] 8 H'F8E8 HCAN 16 4 Message data 7[2] MD7[2] 8 H'F8E9 HCAN 16 4 Message data 7[3] MD7[3] 8 H'F8E8 HCAN 16 4 Message data 7[4] MD7[4] 8 H'F8EB HCAN 16 4 Message data 7[6] MD7[6] 8 H'F8EC HCAN 16 4 Message data 7[6] MD7[6] 8 H'F8EF HCAN 16 4 Message data 7[8] MD7[8] 8 H'F8EF HCAN 16 4 Message data 8[1] MD8[1] 8 H'F8F7 HCAN 16 4 Message data 8[2] <td>Message data 6[4]</td> <td>MD6[4]</td> <td>8</td> <td>H'F8E3</td> <td>HCAN</td> <td>16</td> <td>4</td>	Message data 6[4]	MD6[4]	8	H'F8E3	HCAN	16	4
Message data 6[7] MD6[7] 8 H'F8E6 HCAN 16 4 Message data 6[8] MD6[8] 8 H'F8E7 HCAN 16 4 Message data 7[1] MD7[1] 8 H'F8E8 HCAN 16 4 Message data 7[2] MD7[2] 8 H'F8E9 HCAN 16 4 Message data 7[3] MD7[3] 8 H'F8E9 HCAN 16 4 Message data 7[4] MD7[4] 8 H'F8EB HCAN 16 4 Message data 7[5] MD7[5] 8 H'F8EB HCAN 16 4 Message data 7[6] MD7[6] 8 H'F8ED HCAN 16 4 Message data 7[8] MD7[8] 8 H'F8EF HCAN 16 4 Message data 8[1] MD8[1] 8 H'F8F3 HCAN 16 4 Message data 8[2] MD8[3] 8 H'F8F3 HCAN 16 4 Message data 8[3] <td>Message data 6[5]</td> <td>MD6[5]</td> <td>8</td> <td>H'F8E4</td> <td>HCAN</td> <td>16</td> <td>4</td>	Message data 6[5]	MD6[5]	8	H'F8E4	HCAN	16	4
Message data 6[8] MD6[8] 8 H'F8E7 HCAN 16 4 Message data 7[1] MD7[1] 8 H'F8E8 HCAN 16 4 Message data 7[2] MD7[2] 8 H'F8E9 HCAN 16 4 Message data 7[2] MD7[3] 8 H'F8EA HCAN 16 4 Message data 7[3] MD7[3] 8 H'F8EB HCAN 16 4 Message data 7[4] MD7[4] 8 H'F8EB HCAN 16 4 Message data 7[6] MD7[5] 8 H'F8ED HCAN 16 4 Message data 7[6] MD7[6] 8 H'F8ED HCAN 16 4 Message data 7[8] MD7[8] 8 H'F8EF HCAN 16 4 Message data 8[1] MD8[1] 8 H'F8F0 HCAN 16 4 Message data 8[2] MD8[3] 8 H'F8F3 HCAN 16 4 Message data 8[3] <td>Message data 6[6]</td> <td>MD6[6]</td> <td>8</td> <td>H'F8E5</td> <td>HCAN</td> <td>16</td> <td>4</td>	Message data 6[6]	MD6[6]	8	H'F8E5	HCAN	16	4
Message data 7[1] MD7[1] 8 H'F8E8 HCAN 16 4 Message data 7[2] MD7[2] 8 H'F8E9 HCAN 16 4 Message data 7[3] MD7[3] 8 H'F8EA HCAN 16 4 Message data 7[4] MD7[4] 8 H'F8EB HCAN 16 4 Message data 7[5] MD7[5] 8 H'F8EB HCAN 16 4 Message data 7[6] MD7[6] 8 H'F8ED HCAN 16 4 Message data 7[6] MD7[6] 8 H'F8ED HCAN 16 4 Message data 7[7] MD7[7] 8 H'F8EF HCAN 16 4 Message data 8[1] MD8[1] 8 H'F8EF HCAN 16 4 Message data 8[2] MD8[2] 8 H'F8F1 HCAN 16 4 Message data 8[3] MD8[3] 8 H'F8F3 HCAN 16 4 Message data 8[6] <td>Message data 6[7]</td> <td>MD6[7]</td> <td>8</td> <td>H'F8E6</td> <td>HCAN</td> <td>16</td> <td>4</td>	Message data 6[7]	MD6[7]	8	H'F8E6	HCAN	16	4
Message data 7[2] MD7[2] 8 H'F8E9 HCAN 16 4 Message data 7[3] MD7[3] 8 H'F8EA HCAN 16 4 Message data 7[4] MD7[4] 8 H'F8EB HCAN 16 4 Message data 7[5] MD7[5] 8 H'F8EB HCAN 16 4 Message data 7[6] MD7[6] 8 H'F8ED HCAN 16 4 Message data 7[7] MD7[7] 8 H'F8EB HCAN 16 4 Message data 7[8] MD7[8] 8 H'F8EF HCAN 16 4 Message data 8[1] MD8[1] 8 H'F8F0 HCAN 16 4 Message data 8[2] MD8[2] 8 H'F8F1 HCAN 16 4 Message data 8[3] MD8[3] 8 H'F8F3 HCAN 16 4 Message data 8[6] MD8[5] 8 H'F8F3 HCAN 16 4 Message data 8[6] MD8[6] 8 H'F8F5 HCAN 16 4 <td< td=""><td>Message data 6[8]</td><td>MD6[8]</td><td>8</td><td>H'F8E7</td><td>HCAN</td><td>16</td><td>4</td></td<>	Message data 6[8]	MD6[8]	8	H'F8E7	HCAN	16	4
Message data 7[3] MD7[3] 8 H'F8EA HCAN 16 4 Message data 7[4] MD7[4] 8 H'F8EB HCAN 16 4 Message data 7[5] MD7[5] 8 H'F8EC HCAN 16 4 Message data 7[6] MD7[6] 8 H'F8EC HCAN 16 4 Message data 7[7] MD7[7] 8 H'F8EE HCAN 16 4 Message data 7[8] MD7[8] 8 H'F8EF HCAN 16 4 Message data 8[1] MD7[8] 8 H'F8EF HCAN 16 4 Message data 8[2] MD8[1] 8 H'F8F0 HCAN 16 4 Message data 8[2] MD8[3] 8 H'F8F3 HCAN 16 4 Message data 8[6] MD8[5] 8 H'F8F3 HCAN 16 4 Message data 8[6] MD8[7] 8 H'F8F6 HCAN 16 4 Message data 8[7] <td>Message data 7[1]</td> <td>MD7[1]</td> <td>8</td> <td>H'F8E8</td> <td>HCAN</td> <td>16</td> <td>4</td>	Message data 7[1]	MD7[1]	8	H'F8E8	HCAN	16	4
Message data 7[4] MD7[4] 8 H'F8EB HCAN 16 4 Message data 7[5] MD7[5] 8 H'F8EC HCAN 16 4 Message data 7[6] MD7[6] 8 H'F8ED HCAN 16 4 Message data 7[6] MD7[6] 8 H'F8ED HCAN 16 4 Message data 7[7] MD7[7] 8 H'F8EF HCAN 16 4 Message data 7[8] MD7[8] 8 H'F8EF HCAN 16 4 Message data 8[1] MD8[1] 8 H'F8F0 HCAN 16 4 Message data 8[2] MD8[2] 8 H'F8F1 HCAN 16 4 Message data 8[3] MD8[3] 8 H'F8F3 HCAN 16 4 Message data 8[6] MD8[5] 8 H'F8F4 HCAN 16 4 Message data 8[6] MD8[7] 8 H'F8F6 HCAN 16 4 Message data 9[1] <td>Message data 7[2]</td> <td>MD7[2]</td> <td>8</td> <td>H'F8E9</td> <td>HCAN</td> <td>16</td> <td>4</td>	Message data 7[2]	MD7[2]	8	H'F8E9	HCAN	16	4
Message data 7[5] MD7[5] 8 H'F8EC HCAN 16 4 Message data 7[6] MD7[6] 8 H'F8ED HCAN 16 4 Message data 7[6] MD7[7] 8 H'F8EE HCAN 16 4 Message data 7[8] MD7[7] 8 H'F8EF HCAN 16 4 Message data 7[8] MD7[8] 8 H'F8EF HCAN 16 4 Message data 8[1] MD8[1] 8 H'F8F0 HCAN 16 4 Message data 8[2] MD8[2] 8 H'F8F1 HCAN 16 4 Message data 8[3] MD8[2] 8 H'F8F2 HCAN 16 4 Message data 8[3] MD8[4] 8 H'F8F3 HCAN 16 4 Message data 8[6] MD8[6] 8 H'F8F5 HCAN 16 4 Message data 8[8] MD8[7] 8 H'F8F6 HCAN 16 4 Message data 9[1] <td>Message data 7[3]</td> <td>MD7[3]</td> <td>8</td> <td>H'F8EA</td> <td>HCAN</td> <td>16</td> <td>4</td>	Message data 7[3]	MD7[3]	8	H'F8EA	HCAN	16	4
Message data 7[6] MD7[6] 8 H'F8ED HCAN 16 4 Message data 7[7] MD7[7] 8 H'F8EE HCAN 16 4 Message data 7[8] MD7[8] 8 H'F8EF HCAN 16 4 Message data 7[8] MD7[8] 8 H'F8EF HCAN 16 4 Message data 8[1] MD8[1] 8 H'F8F0 HCAN 16 4 Message data 8[2] MD8[2] 8 H'F8F1 HCAN 16 4 Message data 8[3] MD8[3] 8 H'F8F3 HCAN 16 4 Message data 8[4] MD8[4] 8 H'F8F3 HCAN 16 4 Message data 8[6] MD8[5] 8 H'F8F3 HCAN 16 4 Message data 8[6] MD8[7] 8 H'F8F6 HCAN 16 4 Message data 9[1] MD9[7] 8 H'F8F8 HCAN 16 4 Message data 9[2] <td>Message data 7[4]</td> <td>MD7[4]</td> <td>8</td> <td>H'F8EB</td> <td>HCAN</td> <td>16</td> <td>4</td>	Message data 7[4]	MD7[4]	8	H'F8EB	HCAN	16	4
Message data 7[7] MD7[7] 8 H'F8EE HCAN 16 4 Message data 7[8] MD7[8] 8 H'F8EF HCAN 16 4 Message data 8[1] MD8[1] 8 H'F8F0 HCAN 16 4 Message data 8[2] MD8[2] 8 H'F8F1 HCAN 16 4 Message data 8[3] MD8[2] 8 H'F8F2 HCAN 16 4 Message data 8[3] MD8[3] 8 H'F8F3 HCAN 16 4 Message data 8[3] MD8[4] 8 H'F8F3 HCAN 16 4 Message data 8[5] MD8[5] 8 H'F8F4 HCAN 16 4 Message data 8[6] MD8[6] 8 H'F8F5 HCAN 16 4 Message data 8[7] MD8[7] 8 H'F8F6 HCAN 16 4 Message data 8[8] MD8[8] 8 H'F8F8 HCAN 16 4 Message data 9[1] MD9[1] 8 H'F8F8 HCAN 16 4 <td< td=""><td>Message data 7[5]</td><td>MD7[5]</td><td>8</td><td>H'F8EC</td><td>HCAN</td><td>16</td><td>4</td></td<>	Message data 7[5]	MD7[5]	8	H'F8EC	HCAN	16	4
Message data 7[8] MD7[8] 8 H'F8EF HCAN 16 4 Message data 8[1] MD8[1] 8 H'F8F0 HCAN 16 4 Message data 8[2] MD8[2] 8 H'F8F1 HCAN 16 4 Message data 8[3] MD8[3] 8 H'F8F2 HCAN 16 4 Message data 8[3] MD8[4] 8 H'F8F3 HCAN 16 4 Message data 8[4] MD8[4] 8 H'F8F3 HCAN 16 4 Message data 8[5] MD8[5] 8 H'F8F4 HCAN 16 4 Message data 8[6] MD8[6] 8 H'F8F5 HCAN 16 4 Message data 8[7] MD8[7] 8 H'F8F6 HCAN 16 4 Message data 9[1] MD8[8] 8 H'F8F3 HCAN 16 4 Message data 9[2] MD9[1] 8 H'F8F9 HCAN 16 4 Message data 9[3] MD9[3] 8 H'F8F4 HCAN 16 4 <td< td=""><td>Message data 7[6]</td><td>MD7[6]</td><td>8</td><td>H'F8ED</td><td>HCAN</td><td>16</td><td>4</td></td<>	Message data 7[6]	MD7[6]	8	H'F8ED	HCAN	16	4
Message data 8[1] MD8[1] 8 H'F8F0 HCAN 16 4 Message data 8[2] MD8[2] 8 H'F8F1 HCAN 16 4 Message data 8[3] MD8[3] 8 H'F8F2 HCAN 16 4 Message data 8[3] MD8[3] 8 H'F8F2 HCAN 16 4 Message data 8[4] MD8[4] 8 H'F8F3 HCAN 16 4 Message data 8[5] MD8[5] 8 H'F8F3 HCAN 16 4 Message data 8[6] MD8[5] 8 H'F8F4 HCAN 16 4 Message data 8[6] MD8[6] 8 H'F8F5 HCAN 16 4 Message data 8[7] MD8[7] 8 H'F8F6 HCAN 16 4 Message data 8[8] MD8[8] 8 H'F8F7 HCAN 16 4 Message data 9[1] MD9[1] 8 H'F8F8 HCAN 16 4 Message data 9[2] MD9[2] 8 H'F8F8 HCAN 16 4 <td< td=""><td>Message data 7[7]</td><td>MD7[7]</td><td>8</td><td>H'F8EE</td><td>HCAN</td><td>16</td><td>4</td></td<>	Message data 7[7]	MD7[7]	8	H'F8EE	HCAN	16	4
Message data 8[2] MD8[2] 8 H'F8F1 HCAN 16 4 Message data 8[3] MD8[3] 8 H'F8F2 HCAN 16 4 Message data 8[4] MD8[4] 8 H'F8F3 HCAN 16 4 Message data 8[5] MD8[5] 8 H'F8F3 HCAN 16 4 Message data 8[6] MD8[5] 8 H'F8F4 HCAN 16 4 Message data 8[6] MD8[6] 8 H'F8F5 HCAN 16 4 Message data 8[6] MD8[7] 8 H'F8F6 HCAN 16 4 Message data 8[8] MD8[8] 8 H'F8F7 HCAN 16 4 Message data 9[1] MD9[1] 8 H'F8F8 HCAN 16 4 Message data 9[2] MD9[2] 8 H'F8F8 HCAN 16 4 Message data 9[3] MD9[3] 8 H'F8F8 HCAN 16 4 Message data 9[4] MD9[4] 8 H'F8FB HCAN 16 4 <td< td=""><td>Message data 7[8]</td><td>MD7[8]</td><td>8</td><td>H'F8EF</td><td>HCAN</td><td>16</td><td>4</td></td<>	Message data 7[8]	MD7[8]	8	H'F8EF	HCAN	16	4
Message data 8[3] MD8[3] 8 H'F8F2 HCAN 16 4 Message data 8[4] MD8[4] 8 H'F8F3 HCAN 16 4 Message data 8[5] MD8[5] 8 H'F8F4 HCAN 16 4 Message data 8[6] MD8[6] 8 H'F8F5 HCAN 16 4 Message data 8[6] MD8[6] 8 H'F8F5 HCAN 16 4 Message data 8[6] MD8[7] 8 H'F8F6 HCAN 16 4 Message data 8[8] MD8[8] 8 H'F8F7 HCAN 16 4 Message data 9[1] MD9[1] 8 H'F8F8 HCAN 16 4 Message data 9[2] MD9[2] 8 H'F8F9 HCAN 16 4 Message data 9[3] MD9[3] 8 H'F8FB HCAN 16 4 Message data 9[4] MD9[4] 8 H'F8FB HCAN 16 4 Message data 9[5] MD9[5] 8 H'F8FD HCAN 16 4 <td< td=""><td>Message data 8[1]</td><td>MD8[1]</td><td>8</td><td>H'F8F0</td><td>HCAN</td><td>16</td><td>4</td></td<>	Message data 8[1]	MD8[1]	8	H'F8F0	HCAN	16	4
Message data 8[4] MD8[4] 8 H'F8F3 HCAN 16 4 Message data 8[5] MD8[5] 8 H'F8F4 HCAN 16 4 Message data 8[6] MD8[6] 8 H'F8F5 HCAN 16 4 Message data 8[6] MD8[6] 8 H'F8F5 HCAN 16 4 Message data 8[6] MD8[7] 8 H'F8F6 HCAN 16 4 Message data 8[8] MD8[8] 8 H'F8F7 HCAN 16 4 Message data 9[1] MD9[1] 8 H'F8F8 HCAN 16 4 Message data 9[2] MD9[2] 8 H'F8F9 HCAN 16 4 Message data 9[3] MD9[3] 8 H'F8FA HCAN 16 4 Message data 9[4] MD9[4] 8 H'F8FB HCAN 16 4 Message data 9[5] MD9[5] 8 H'F8FD HCAN 16 4 Message data 9[6] MD9[6] 8 H'F8FD HCAN 16 4 <td< td=""><td>Message data 8[2]</td><td>MD8[2]</td><td>8</td><td>H'F8F1</td><td>HCAN</td><td>16</td><td>4</td></td<>	Message data 8[2]	MD8[2]	8	H'F8F1	HCAN	16	4
Message data 8[5] MD8[5] 8 H'F8F4 HCAN 16 4 Message data 8[6] MD8[6] 8 H'F8F5 HCAN 16 4 Message data 8[7] MD8[7] 8 H'F8F6 HCAN 16 4 Message data 8[7] MD8[7] 8 H'F8F6 HCAN 16 4 Message data 8[8] MD8[8] 8 H'F8F7 HCAN 16 4 Message data 9[1] MD9[1] 8 H'F8F8 HCAN 16 4 Message data 9[2] MD9[1] 8 H'F8F8 HCAN 16 4 Message data 9[2] MD9[2] 8 H'F8F8 HCAN 16 4 Message data 9[3] MD9[3] 8 H'F8F8 HCAN 16 4 Message data 9[4] MD9[4] 8 H'F8FB HCAN 16 4 Message data 9[5] MD9[5] 8 H'F8FD HCAN 16 4 Message data 9[6] MD9[6] 8 H'F8FD HCAN 16 4 <td< td=""><td>Message data 8[3]</td><td>MD8[3]</td><td>8</td><td>H'F8F2</td><td>HCAN</td><td>16</td><td>4</td></td<>	Message data 8[3]	MD8[3]	8	H'F8F2	HCAN	16	4
Message data 8[6] MD8[6] 8 H'F8F5 HCAN 16 4 Message data 8[7] MD8[7] 8 H'F8F6 HCAN 16 4 Message data 8[8] MD8[8] 8 H'F8F7 HCAN 16 4 Message data 9[1] MD9[1] 8 H'F8F8 HCAN 16 4 Message data 9[2] MD9[2] 8 H'F8F9 HCAN 16 4 Message data 9[2] MD9[2] 8 H'F8F9 HCAN 16 4 Message data 9[3] MD9[2] 8 H'F8FA HCAN 16 4 Message data 9[3] MD9[3] 8 H'F8FB HCAN 16 4 Message data 9[4] MD9[4] 8 H'F8FB HCAN 16 4 Message data 9[5] MD9[5] 8 H'F8FD HCAN 16 4 Message data 9[6] MD9[6] 8 H'F8FD HCAN 16 4 Message data 9[7] MD9[7] 8 H'F8FE HCAN 16 4	Message data 8[4]	MD8[4]	8	H'F8F3	HCAN	16	4
Message data 8[7] MD8[7] 8 H'F8F6 HCAN 16 4 Message data 8[8] MD8[8] 8 H'F8F7 HCAN 16 4 Message data 9[1] MD9[1] 8 H'F8F8 HCAN 16 4 Message data 9[2] MD9[2] 8 H'F8F9 HCAN 16 4 Message data 9[2] MD9[2] 8 H'F8F9 HCAN 16 4 Message data 9[3] MD9[3] 8 H'F8FA HCAN 16 4 Message data 9[3] MD9[3] 8 H'F8FB HCAN 16 4 Message data 9[4] MD9[5] 8 H'F8FB HCAN 16 4 Message data 9[5] MD9[5] 8 H'F8FC HCAN 16 4 Message data 9[6] MD9[6] 8 H'F8FD HCAN 16 4 Message data 9[7] MD9[7] 8 H'F8FE HCAN 16 4	Message data 8[5]	MD8[5]	8	H'F8F4	HCAN	16	4
Message data 8[8] MD8[8] 8 H'F8F7 HCAN 16 4 Message data 9[1] MD9[1] 8 H'F8F8 HCAN 16 4 Message data 9[2] MD9[2] 8 H'F8F9 HCAN 16 4 Message data 9[2] MD9[2] 8 H'F8F9 HCAN 16 4 Message data 9[3] MD9[3] 8 H'F8FA HCAN 16 4 Message data 9[4] MD9[4] 8 H'F8FB HCAN 16 4 Message data 9[5] MD9[5] 8 H'F8FC HCAN 16 4 Message data 9[6] MD9[6] 8 H'F8FD HCAN 16 4 Message data 9[7] MD9[7] 8 H'F8FE HCAN 16 4	Message data 8[6]	MD8[6]	8	H'F8F5	HCAN	16	4
Message data 9[1] MD9[1] 8 H'F8F8 HCAN 16 4 Message data 9[2] MD9[2] 8 H'F8F9 HCAN 16 4 Message data 9[3] MD9[3] 8 H'F8FA HCAN 16 4 Message data 9[3] MD9[3] 8 H'F8FA HCAN 16 4 Message data 9[4] MD9[4] 8 H'F8FB HCAN 16 4 Message data 9[5] MD9[5] 8 H'F8FC HCAN 16 4 Message data 9[6] MD9[6] 8 H'F8FD HCAN 16 4 Message data 9[7] MD9[7] 8 H'F8FE HCAN 16 4	Message data 8[7]	MD8[7]	8	H'F8F6	HCAN	16	4
Message data 9[2] MD9[2] 8 H'F8F9 HCAN 16 4 Message data 9[3] MD9[3] 8 H'F8FA HCAN 16 4 Message data 9[4] MD9[4] 8 H'F8FB HCAN 16 4 Message data 9[5] MD9[5] 8 H'F8FC HCAN 16 4 Message data 9[5] MD9[5] 8 H'F8FC HCAN 16 4 Message data 9[6] MD9[6] 8 H'F8FD HCAN 16 4 Message data 9[7] MD9[7] 8 H'F8FE HCAN 16 4	Message data 8[8]	MD8[8]	8	H'F8F7	HCAN	16	4
Message data 9[3] MD9[3] 8 H'F8FA HCAN 16 4 Message data 9[4] MD9[4] 8 H'F8FB HCAN 16 4 Message data 9[5] MD9[5] 8 H'F8FC HCAN 16 4 Message data 9[5] MD9[5] 8 H'F8FC HCAN 16 4 Message data 9[6] MD9[6] 8 H'F8FD HCAN 16 4 Message data 9[7] MD9[7] 8 H'F8FE HCAN 16 4	Message data 9[1]	MD9[1]	8	H'F8F8	HCAN	16	4
Message data 9[4] MD9[4] 8 H'F8FB HCAN 16 4 Message data 9[5] MD9[5] 8 H'F8FC HCAN 16 4 Message data 9[6] MD9[6] 8 H'F8FD HCAN 16 4 Message data 9[6] MD9[6] 8 H'F8FD HCAN 16 4 Message data 9[7] MD9[7] 8 H'F8FE HCAN 16 4	Message data 9[2]	MD9[2]	8	H'F8F9	HCAN	16	4
Message data 9[5] MD9[5] 8 H'F8FC HCAN 16 4 Message data 9[6] MD9[6] 8 H'F8FD HCAN 16 4 Message data 9[6] MD9[7] 8 H'F8FE HCAN 16 4	Message data 9[3]	MD9[3]	8	H'F8FA	HCAN	16	4
Message data 9[6] MD9[6] 8 H'F8FD HCAN 16 4 Message data 9[7] MD9[7] 8 H'F8FE HCAN 16 4	Message data 9[4]	MD9[4]	8	H'F8FB	HCAN	16	4
Message data 9[7] MD9[7] 8 H'F8FE HCAN 16 4	Message data 9[5]	MD9[5]	8	H'F8FC	HCAN	16	4
	Message data 9[6]	MD9[6]	8	H'F8FD	HCAN	16	4
Message data 9[8] MD9[8] 8 H'F8FF HCAN 16 4	Message data 9[7]	MD9[7]	8	H'F8FE	HCAN	16	4
	Message data 9[8]	MD9[8]	8	H'F8FF	HCAN	16	4



Register Name	Abbrevia- tion	Bit No.	Address*	Module	Data Width	Access State
Message data 10[1]	MD10[1]	8	H'F900	HCAN	16	4
Message data 10[2]	MD10[2]	8	H'F901	HCAN	16	4
Message data 10[3]	MD10[3]	8	H'F902	HCAN	16	4
Message data 10[4]	MD10[4]	8	H'F903	HCAN	16	4
Message data 10[5]	MD10[5]	8	H'F904	HCAN	16	4
Message data 10[6]	MD10[6]	8	H'F905	HCAN	16	4
Message data 10[7]	MD10[7]	8	H'F906	HCAN	16	4
Message data 10[8]	MD10[8]	8	H'F907	HCAN	16	4
Message data 11[1]	MD11[1]	8	H'F908	HCAN	16	4
Message data 11[2]	MD11[2]	8	H'F909	HCAN	16	4
Message data 11[3]	MD11[3]	8	H'F90A	HCAN	16	4
Message data 11[4]	MD11[4]	8	H'F90B	HCAN	16	4
Message data 11[5]	MD11[5]	8	H'F90C	HCAN	16	4
Message data 11[6]	MD11[6]	8	H'F90D	HCAN	16	4
Message data 11[7]	MD11[7]	8	H'F90E	HCAN	16	4
Message data 11[8]	MD11[8]	8	H'F90F	HCAN	16	4
Message data 12[1]	MD12[1]	8	H'F910	HCAN	16	4
Message data 12[2]	MD12[2]	8	H'F911	HCAN	16	4
Message data 12[3]	MD12[3]	8	H'F912	HCAN	16	4
Message data 12[4]	MD12[4]	8	H'F913	HCAN	16	4
Message data 12[5]	MD12[5]	8	H'F914	HCAN	16	4
Message data 12[6]	MD12[6]	8	H'F915	HCAN	16	4
Message data 12[7]	MD12[7]	8	H'F916	HCAN	16	4
Message data 12[8]	MD12[8]	8	H'F917	HCAN	16	4
Message data 13[1]	MD13[1]	8	H'F918	HCAN	16	4
Message data 13[2]	MD13[2]	8	H'F919	HCAN	16	4
Message data 13[3]	MD13[3]	8	H'F91A	HCAN	16	4
Message data 13[4]	MD13[4]	8	H'F91B	HCAN	16	4
Message data 13[5]	MD13[5]	8	H'F91C	HCAN	16	4
Message data 13[6]	MD13[6]	8	H'F91D	HCAN	16	4
Message data 13[7]	MD13[7]	8	H'F91E	HCAN	16	4
Message data 13[8]	MD13[8]	8	H'F91F	HCAN	16	4
Message data 14[1]	MD14[1]	8	H'F920	HCAN	16	4

Register Name	Abbrevia- tion	Bit No.	Address*	Module	Data Width	Access State
Message data 14[2]	MD14[2]	8	H'F921	HCAN	16	4
Message data 14[3]	MD14[3]	8	H'F922	HCAN	16	4
Message data 14[4]	MD14[4]	8	H'F923	HCAN	16	4
Message data 14[5]	MD14[5]	8	H'F924	HCAN	16	4
Message data 14[6]	MD14[6]	8	H'F925	HCAN	16	4
Message data 14[7]	MD14[7]	8	H'F926	HCAN	16	4
Message data 14[8]	MD14[8]	8	H'F927	HCAN	16	4
Message data 15[1]	MD15[1]	8	H'F928	HCAN	16	4
Message data 15[2]	MD15[2]	8	H'F929	HCAN	16	4
Message data 15[3]	MD15[3]	8	H'F92A	HCAN	16	4
Message data 15[4]	MD15[4]	8	H'F92B	HCAN	16	4
Message data 15[5]	MD15[5]	8	H'F92C	HCAN	16	4
Message data 15[6]	MD15[6]	8	H'F92D	HCAN	16	4
Message data 15[7]	MD15[7]	8	H'F92E	HCAN	16	4
Message data 15[8]	MD15[8]	8	H'F92F	HCAN	16	4
HCAN monitor register	HCANMON	8	H'FA00	HCAN	16	4
Standby control register	SBYCR	8	H'FDE4	SYSTEM	8	2
System control register	SYSCR	8	H'FDE5	SYSTEM	8	2
System clock control register	SCKCR	8	H'FDE6	SYSTEM	8	2
Mode control register	MDCR	8	H'FDE7	SYSTEM	8	2
Module stop control register A	MSTPCRA	8	H'FDE8	SYSTEM	8	2
Module stop control register B	MSTPCRB	8	H'FDE9	SYSTEM	8	2
Module stop control register C	MSTPCRC	8	H'FDEA	SYSTEM	8	2
Low-power control register	LPWRCR	8	H'FDEC	SYSTEM	8	2
IRQ sense control register H	ISCRH	8	H'FE12	INT	8	2
IRQ sense control register L	ISCRL	8	H'FE13	INT	8	2
IRQ enable register	IER	8	H'FE14	INT	8	2
IRQ status register	ISR	8	H'FE15	INT	8	2
Port 1 data direction register	P1DDR	8	H'FE30	PORT	8	2
Port A data direction register	PADDR	8	H'FE39	PORT	8	2
Port B data direction register	PBDDR	8	H'FE3A	PORT	8	2
Port C data direction register	PCDDR	8	H'FE3B	PORT	8	2
Port D data direction register	PDDDR	8	H'FE3C	PORT	8	2

Register Name	Abbrevia- tion	Bit No.	Address*	Module	Data Width	Access State
Port F data direction register	PFDDR	8	H'FE3E	PORT	8	2
Port A pull-up MOS control register	PAPCR	8	H'FE40	PORT	8	2
Port B pull-up MOS control register	PBPCR	8	H'FE41	PORT	8	2
Port C pull-up MOS control register	PCPCR	8	H'FE42	PORT	8	2
Port D pull-up MOS control register	PDPCR	8	H'FE43	PORT	8	2
Port A open drain control register	PAODR	8	H'FE47	PORT	8	2
Port B open drain control register	PBODR	8	H'FE48	PORT	8	2
Port C open drain control register	PCODR	8	H'FE49	PORT	8	2
Timer control register_3	TCR_3	8	H'FE80	TPU_3	16	2
Timer mode register_3	TMDR_3	8	H'FE81	TPU_3	16	2
Timer I/O control register H_3	TIORH_3	8	H'FE82	TPU_3	16	2
Timer I/O control register L_3	TIORL_3	8	H'FE83	TPU_3	16	2
Timer interrupt enable register_3	TIER_3	8	H'FE84	TPU_3	16	2
Timer status register_3	TSR_3	8	H'FE85	TPU_3	16	2
Timer counter _3	TCNT_3	16	H'FE86	TPU_3	16	2
Timer general register A_3	TGRA_3	16	H'FE88	TPU_3	16	2
Timer general register B_3	TGRB_3	16	H'FE8A	TPU_3	16	2
Timer general register C_3	TGRC_3	16	H'FE8C	TPU_3	16	2
Timer general register D_3	TGRD_3	16	H'FE8E	TPU_3	16	2
Timer control register_4	TCR_4	8	H'FE90	TPU_4	16	2
Timer mode register_4	TMDR_4	8	H'FE91	TPU_4	16	2
Timer I/O control register_4	TIOR_4	8	H'FE92	TPU_4	16	2
Timer interrupt enable register_4	TIER_4	8	H'FE94	TPU_4	16	2
Timer status register_4	TSR_4	8	H'FE95	TPU_4	16	2
Timer counter_4	TCNT_4	16	H'FE96	TPU_4	16	2
Timer general register A_4	TGRA_4	16	H'FE98	TPU_4	16	2
Timer general register B_4	TGRB_4	16	H'FE9A	TPU_4	16	2
Timer control register_5	TCR_5	8	H'FEA0	TPU_5	16	2
Timer mode register_5	TMDR_5	8	H'FEA1	TPU_5	16	2
Timer I/O control register_5	TIOR_5	8	H'FEA2	TPU_5	16	2
Timer interrupt enable register_5	TIER_5	8	H'FEA4	TPU_5	16	2
Timer status register_5	TSR_5	8	H'FEA5	TPU_5	16	2
Timer counter_5	TCNT_5	16	H'FEA6	TPU_5	16	2

Renesas

Register Name	Abbrevia- tion	Bit No.	Address*	Module	Data Width	Access State
Timer general register A_5	TGRA_5	16	H'FEA8	TPU_5	16	2
Timer general register B_5	TGRB_5	16	H'FEAA	TPU_5	16	2
Timer start register	TSTR	8	H'FEB0	TPU common	16	2
Timer synchro register	TSYR	8	H'FEB1	TPU common	16	2
Interrupt priority register A	IPRA	8	H'FEC0	INT	8	2
Interrupt priority register B	IPRB	8	H'FEC1	INT	8	2
Interrupt priority register D	IPRD	8	H'FEC3	INT	8	2
Interrupt priority register E	IPRE	8	H'FEC4	INT	8	2
Interrupt priority register F	IPRF	8	H'FEC5	INT	8	2
Interrupt priority register G	IPRG	8	H'FEC6	INT	8	2
Interrupt priority register H	IPRH	8	H'FEC7	INT	8	2
Interrupt priority register J	IPRJ	8	H'FEC9	INT	8	2
Interrupt priority register K	IPRK	8	H'FECA	INT	8	2
Interrupt priority register M	IPRM	8	H'FECC	INT	8	2
RAM emulation register	RAMER	8	H'FEDB	ROM	8	2
Port 1 data register	P1DR	8	H'FF00	PORT	8	2
Port A data register	PADR	8	H'FF09	PORT	8	2
Port B data register	PBDR	8	H'FF0A	PORT	8	2
Port C data register	PCDR	8	H'FF0B	PORT	8	2
Port D data register	PDDR	8	H'FF0C	PORT	8	2
Port F data register	PFDR	8	H'FF0E	PORT	8	2
Timer control register_0	TCR_0	8	H'FF10	TPU_0	16	2
Timer mode register_0	TMDR_0	8	H'FF11	TPU_0	16	2
Timer I/O control register H_0	TIORH_0	8	H'FF12	TPU_0	16	2
Timer I/O control register L_0	TIORL_0	8	H'FF13	TPU_0	16	2
Timer interrupt enable register_0	TIER_0	8	H'FF14	TPU_0	16	2
Timer status register_0	TSR_0	8	H'FF15	TPU_0	16	2
Timer counter_0	TCNT_0	16	H'FF16	TPU_0	16	2
Timer general register A_0	TGRA_0	16	H'FF18	TPU_0	16	2
Timer general register B_0	TGRB_0	16	H'FF1A	TPU_0	16	2
Timer general register C_0	TGRC_0	16	H'FF1C	TPU_0	16	2



Register Name	Abbrevia- tion	Bit No.	Address*	Module	Data Width	Access State
Timer general register D_0	TGRD_0	16	H'FF1E	TPU_0	16	2
Timer control register_1	TCR_1	8	H'FF20	TPU_1	16	2
Timer mode register_1	TMDR_1	8	H'FF21	TPU_1	16	2
Timer I/O control register_1	TIOR_1	8	H'FF22	TPU_1	16	2
Timer interrupt enable register_1	TIER_1	8	H'FF24	TPU_1	16	2
Timer status register_1	TSR_1	8	H'FF25	TPU_1	16	2
Timer counter_1	TCNT_1	16	H'FF26	TPU_1	16	2
Timer general register A_1	TGRA_1	16	H'FF28	TPU_1	16	2
Timer general register B_1	TGRB_1	16	H'FF2A	TPU_1	16	2
Timer control register_2	TCR_2	8	H'FF30	TPU_2	16	2
Timer mode register_2	TMDR_2	8	H'FF31	TPU_2	16	2
Timer I/O control register_2	TIOR_2	8	H'FF32	TPU_2	16	2
Timer interrupt enable register_2	TIER_2	8	H'FF34	TPU_2	16	2
Timer status register_2	TSR_2	8	H'FF35	TPU_2	16	2
Timer counter_2	TCNT_2	16	H'FF36	TPU_2	16	2
Timer general register A_2	TGRA_2	16	H'FF38	TPU_2	16	2
Timer general register B_2	TGRB_2	16	H'FF3A	TPU_2	16	2
Timer control/status register_0	TCSR_0	8	H'FF74	WDT_0	16	2
Timer counter_0	TCNT_0	8	H'FF75	WDT_0	16	2
Reset control/status register	RSTCSR	8	H'FF77	WDT_0	16	2
Serial mode register_0	SMR_0	8	H'FF78	SCI_0	8	2
Bit rate register_0	BRR_0	8	H'FF79	SCI_0	8	2
Serial control register_0	SCR_0	8	H'FF7A	SCI_0	8	2
Transmit data register_0	TDR_0	8	H'FF7B	SCI_0	8	2
Serial status register_0	SSR_0	8	H'FF7C	SCI_0	8	2
Receive data register_0	RDR_0	8	H'FF7D	SCI_0	8	2
Smart card mode register_0	SCMR_0	8	H'FF7E	SCI_0	8	2
Serial mode register_1	SMR_1	8	H'FF80	SCI_1	8	2
Bit rate register_1	BRR_1	8	H'FF81	SCI_1	8	2
Serial control register_1	SCR_1	8	H'FF82	SCI_1	8	2
Transmit data register_1	TDR_1	8	H'FF83	SCI_1	8	2
Serial status register_1	SSR_1	8	H'FF84	SCI_1	8	2
Receive data register_1	RDR_1	8	H'FF85	SCI_1	8	2

Renesas

Register Name	Abbrevia- tion	Bit No.	Address*	Module	Data Width	Access State
Smart card mode register_1	SCMR_1	8	H'FF86	SCI_1	8	2
Serial mode register_2	SMR_2	8	H'FF88	SCI_2	8	2
Bit rate register_2	BRR_2	8	H'FF89	SCI_2	8	2
Serial control register_2	SCR_2	8	H'FF8A	SCI_2	8	2
Transmit data register_2	TDR_2	8	H'FF8B	SCI_2	8	2
Serial status register_2	SSR_2	8	H'FF8C	SCI_2	8	2
Receive data register_2	RDR_2	8	H'FF8D	SCI_2	8	2
Smart card mode register_2	SCMR_2	8	H'FF8E	SCI_2	8	2
A/D data register AH	ADDRAH	8	H'FF90	A/D	8	2
A/D data register AL	ADDRAL	8	H'FF91	A/D	8	2
A/D data register BH	ADDRBH	8	H'FF92	A/D	8	2
A/D data register BL	ADDRBL	8	H'FF93	A/D	8	2
A/D data register CH	ADDRCH	8	H'FF94	A/D	8	2
A/D data register CL	ADDRCL	8	H'FF95	A/D	8	2
A/D data register DH	ADDRDH	8	H'FF96	A/D	8	2
A/D data register DL	ADDRDL	8	H'FF97	A/D	8	2
A/D control/status register	ADCSR	8	H'FF98	A/D	8	2
A/D control register	ADCR	8	H'FF99	A/D	8	2
Timer control/status register_1	TCSR_1	8	H'FFA2	WDT_1	16	2
Timer counter_1	TCNT_1	8	H'FFA3	WDT_1	16	2
Flash memory control register 1	FLMCR1	8	H'FFA8	ROM	8	2
Flash memory control register 2	FLMCR2	8	H'FFA9	ROM	8	2
Erase block register 1	EBR1	8	H'FFAA	ROM	8	2
Flash memory power control register	FLPWCR	8	H'FFAC	ROM	8	2
Port 1 register	PORT1	8	H'FFB0	PORT	8	2
Port 4 register	PORT4	8	H'FFB3	PORT	8	2
Port 9 register	PORT9	8	H'FFB8	PORT	8	2
Port A register	PORTA	8	H'FFB9	PORT	8	2
Port B register	PORTB	8	H'FFBA	PORT	8	2
Port C register	PORTC	8	H'FFBB	PORT	8	2
Port D register	PORTD	8	H'FFBC	PORT	8	2
Port F register	PORTF	8	H'FFBE	PORT	8	2

Note: * Lower 16 bits of the address.



17.2 Register Bits

Register bit names of the on-chip peripheral modules are described below.

Each line covers eight bits, and 16-bit registers are shown as 2 lines.

Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
MCR	MCR7	_	MCR5	_	_	MCR2	MCR1	MCR0	HCAN
GSR	_	_	_	_	GSR3	GSR2	GSR1	GSR0	
BCR	BCR7	BCR6	BCR5	BCR4	BCR3	BCR2	BCR1	BCR0	
	BCR15	BCR14	BCR13	BCR12	BCR11	BCR10	BCR9	BCR8	
MBCR	MBCR7	MBCR6	MBCR5	MBCR4	MBCR3	MBCR2	MBCR1	_	
	MBCR15	MBCR14	MBCR13	MBCR12	MBCR11	MBCR10	MBCR9	MBCR8	
TXPR	TXPR7	TXPR6	TXPR5	TXPR4	TXPR3	TXPR2	TXPR1	_	
	TXPR15	TXPR14	TXPR13	TXPR12	TXPR11	TXPR10	TXPR9	TXPR8	
TXCR	TXCR7	TXCR6	TXCR5	TXCR4	TXCR3	TXCR2	TXCR1	_	
	TXCR15	TXCR14	TXCR13	TXCR12	TXCR11	TXCR10	TXCR9	TXCR8	
TXACK	TXACK7	TXACK6	TXACK5	TXACK4	TXACK3	TXACK2	TXACK1	_	
	TXACK15	TXACK14	TXACK13	TXACK12	TXACK11	TXACK10	TXACK9	TXACK8	
ABACK	ABACK7	ABACK6	ABACK5	ABACK4	ABACK3	ABACK2	ABACK1	_	
	ABACK15	ABACK14	ABACK13	ABACK12	ABACK11	ABACK10	ABACK9	ABACK8	
RXPR	RXPR7	RXPR6	RXPR5	RXPR4	RXPR3	RXPR2	RXPR1	RXPR0	
	RXPR15	RXPR14	RXPR13	RXPR12	RXPR11	RXPR10	RXPR9	RXPR8	
RFPR	RFPR7	RFPR6	RFPR5	RFPR4	RFPR3	RFPR2	RFPR1	RFPR0	
	RFPR15	RFPR14	RFPR13	RFPR12	RFPR11	RFPR10	RFPR9	RFPR8	
IRR	IRR7	IRR6	IRR5	IRR4	IRR3	IRR2	IRR1	IRR0	
	_	_	_	IRR12	_	_	IRR9	IRR8	
MBIMR	MBIMR7	MBIMR6	MBIMR5	MBIMR4	MBIMR3	MBIMR2	MBIMR1	MBIMR0	
	MBIMR15	MBIMR14	MBIMR13	MBIMR12	MBIMR11	MBIMR10	MBIMR9	MBIMR8	
IMR	IMR7	IMR6	IMR5	IMR4	IMR3	IMR2	IMR1	_	
	_	_	_	IMR12	_	_	IMR9	IMR8	
REC	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
TEC	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
UMSR	UMSR7	UMSR6	UMSR5	UMSR4	UMSR3	UMSR2	UMSR1	UMSR0	
	UMSR15	UMSR14	UMSR13	UMSR12	UMSR11	UMSR10	UMSR9	UMSR8	
LAFML	LAFML7	LAFML6	LAFML5	LAFML4	LAFML3	LAFML2	LAFML1	LAFML0	
	LAFML15	LAFML14	LAFML13	LAFML12	LAFML11	LAFML10	LAFML9	LAFML8	
LAFMH	LAFMH7	LAFMH6	LAFMH5	_		—	LAFMH1	LAFMH0	
	LAFMH15	LAFMH14	LAFMH13	LAFMH12	LAFMH11	LAFMH10	LAFMH9	LAFMH8	_
MC0[1]				_	DLC3	DLC2	DLC1	DLC0	
MC0[2]	_	_	_	_	_	_	_		_
MC0[3]		_	_	_	_				_
MC0[4]	_	_	_	_	_	_	_	_	_



Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
MC0[5]	ID-20	ID-19	ID-18	RTR	IDE	_	ID-17	ID-16	HCAN
MC0[6]	ID-28	ID-27	ID-26	ID-25	ID-24	ID-23	ID-22	ID-21	
MC0[7]	ID-7	ID-6	ID-5	ID-4	ID-3	ID-2	ID-1	ID-0	
MC0[8]	ID-15	ID-14	ID-13	ID-12	ID-11	ID-10	ID-9	ID-8	
MC1[1]	_	_	_	_	DLC3	DLC2	DLC1	DLC0	
MC1[2]	_	_	_	_	_	_	_	_	
MC1[3]	_	_	_	_	_	_	_	_	
MC1[4]	_	_	_	_	_	_	_	_	
MC1[5]	ID-20	ID-19	ID-18	RTR	IDE	_	ID-17	ID-16	
MC1[6]	ID-28	ID-27	ID-26	ID-25	ID-24	ID-23	ID-22	ID-21	
MC1[7]	ID-7	ID-6	ID-5	ID-4	ID-3	ID-2	ID-1	ID-0	
MC1[8]	ID-15	ID-14	ID-13	ID-12	ID-11	ID-10	ID-9	ID-8	
MC2[1]	_	_	_	_	DLC3	DLC2	DLC1	DLC0	
MC2[2]	_	_	_	_	_	_	_	_	
MC2[3]	_	_	_	_	_	_	_	_	
MC2[4]	_	_	_	_	_	_	_	_	
MC2[5]	ID-20	ID-19	ID-18	RTR	IDE	_	ID-17	ID-16	
MC2[6]	ID-28	ID-27	ID-26	ID-25	ID-24	ID-23	ID-22	ID-21	
MC2[7]	ID-7	ID-6	ID-5	ID-4	ID-3	ID-2	ID-1	ID-0	
MC2[8]	ID-15	ID-14	ID-13	ID12	ID-11	ID-10	ID-9	ID-8	
MC3[1]	_	_	_	_	DLC3	DLC2	DLC1	DLC0	
MC3[2]	_	_	_	_	_	_	_	_	
MC3[3]	_	_	_	_	_	_	_	_	
MC3[4]	_	_	_	_	_	_	_	_	
MC3[5]	ID-20	ID-19	ID-18	RTR	IDE	_	ID-17	ID-16	
MC3[6]	ID-28	ID-27	ID-26	ID-25	ID-24	ID-23	ID-22	ID-21	
MC3[7]	ID-7	ID-6	ID-5	ID-4	ID-3	ID-2	ID-1	ID-0	
MC3[8]	ID-15	ID-14	ID-13	ID-12	ID-11	ID-10	ID-9	ID-8	
MC4[1]	_	_	_	_	DLC3	DLC2	DLC1	DLC0	
MC4[2]	_	_	_	_	_	_	_	_	
MC4[3]	_	_	_	_	_	_	_	_	
MC4[4]	_	_	_	_	_	_	_	_	
MC4[5]	ID-20	ID-19	ID-18	RTR	IDE	_	ID-17	ID-16	
MC4[6]	ID-28	ID-27	ID-26	ID-25	ID-24	ID-23	ID-22	ID-21	
MC4[7]	ID-7	ID-6	ID-5	ID-4	ID-3	ID-2	ID-1	ID-0	
MC4[8]	ID-15	ID-14	ID-13	ID-12	ID-11	ID-10	ID-9	ID-8	
MC5[1]	_	_	_	_	DLC3	DLC2	DLC1	DLC0	
MC5[2]	_	_	_	_	_	_	_	_	
MC5[3]	_	_	_	_	_	_	_	_	
MC5[4]	_	_	_	_	_	_	_	_	
MC5[5]	ID-20	ID-19	ID-18	RTR	IDE	_	ID-17	ID-16	
MC5[6]	ID-28	ID-27	ID-26	ID-25	ID-24	ID-23	ID-22	ID-21	



Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
MC5[7]	ID-7	ID-6	ID-5	ID-4	ID-3	ID-2	ID-1	ID-0	HCAN
MC5[8]	ID-15	ID-14	ID-13	ID-12	ID-11	ID-10	ID-9	ID-8	
MC6[1]	_	_	_	_	DLC3	DLC2	DLC1	DLC0	
MC6[2]	_	_	_	_	_	_	_	_	
MC6[3]	_	_	_	_	_	_	_	_	
MC6[4]	_	_	_	_	_	_	_	_	
MC6[5]	ID-20	ID-19	ID-18	RTR	IDE	_	ID-17	ID-16	
MC6[6]	ID-28	ID-27	ID-26	ID-25	ID-24	ID-23	ID-22	ID-21	
MC6[7]	ID-7	ID-6	ID-5	ID-4	ID-3	ID-2	ID-1	ID-0	
MC6[8]	ID-15	ID-14	ID-13	ID-12	ID-11	ID-10	ID-9	ID-8	
MC7[1]	_	_	_	_	DLC3	DLC2	DLC1	DLC0	
MC7[2]	_	_	_	_	_	_	_	_	
MC7[3]	_	_	_	_	_	_	_	_	
MC7[4]	_	_	_	_	_	_	_	_	
MC7[5]	ID-20	ID-19	ID-18	RTR	IDE	_	ID-17	ID-16	
MC7[6]	ID-28	ID-27	ID-26	ID-25	ID-24	ID-23	ID-22	ID-21	
MC7[7]	ID-7	ID-6	ID-5	ID-4	ID-3	ID-2	ID-1	ID-0	
MC7[8]	ID-15	ID-14	ID-13	ID-12	ID-11	ID-10	ID-9	ID-8	
MC8[1]	_	_	_	_	DLC3	DLC2	DLC1	DLC0	
MC8[2]	_	_	_	_	_	_	_	_	
MC8[3]	_	_	_	_	_	_	_	_	
MC8[4]	_	_	_	_	_	_	_	_	
MC8[5]	ID-20	ID-19	ID-18	RTR	IDE	_	ID-17	ID-16	
MC8[6]	ID-28	ID-27	ID-26	ID-25	ID-24	ID-23	ID-22	ID-21	
MC8[7]	ID-7	ID-6	ID-5	ID-4	ID-3	ID-2	ID-1	ID-0	
MC8[8]	ID-15	ID-14	ID-13	ID-12	ID-11	ID-10	ID-9	ID-8	
MC9[1]	_	_	_	_	DLC3	DLC2	DLC1	DLC0	
MC9[2]	_	_	_	_	_	_	_	_	
MC9[3]	_	_	_	_	_	_	_	_	
MC9[4]	_	_	_	_	_	_	_	_	
MC9[5]	ID-20	ID-19	ID-18	RTR	IDE	_	ID-17	ID-16	
MC9[6]	ID-28	ID-27	ID-26	ID-25	ID-24	ID-23	ID-22	ID-21	
MC9[7]	ID-7	ID-6	ID-5	ID-4	ID-3	ID-2	ID-1	ID-0	
MC9[8]	ID-15	ID-14	ID-13	ID-12	ID-11	ID-10	ID-9	ID-8	
MC10[1]	_	_	_	_	DLC3	DLC2	DLC1	DLC0	
MC10[2]	_	_	_	_	_	_	_	_	
MC10[3]	_	_	_	_	_	_	_	_	
MC10[4]	_	_	_	_	_	_	_	_	
MC10[5]	ID-20	ID-19	ID-18	RTR	IDE	_	ID-17	ID-16	
MC10[6]	ID-28	ID-27	ID-26	ID-25	ID-24	ID-23	ID-22	ID-21	
MC10[7]	ID-7	ID-6	ID-5	ID-4	ID-3	ID-2	ID-1	ID-0	
MC10[8]	ID-15	ID-14	ID-13	ID-12	ID-11	ID-10	ID-9	ID-8	

RENESAS

Rev. 2.00, 05/04, page 401 of 442

Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
MC11[1]	_	_	_	_	DLC3	DLC2	DLC1	DLC0	HCAN
MC11[2]	_	_	_	_	_	_	_	_	
MC11[3]	_	_	_	_	_	_	_	_	
MC11[4]	_	_	_	_	_	_	_	_	
MC11[5]	ID-20	ID-19	ID-18	RTR	IDE	_	ID-17	ID-16	
MC11[6]	ID-28	ID-27	ID-26	ID-25	ID-24	ID-23	ID-22	ID-21	
MC11[7]	ID-7	ID-6	ID-5	ID-4	ID-3	ID-2	ID-1	ID-0	
MC11[8]	ID-15	ID-14	ID-13	ID-12	ID-11	ID-10	ID-9	ID-8	
MC12[1]	_	_	_	_	DLC3	DLC2	DLC1	DLC0	
MC12[2]	_	_	_	_	_	_	_	_	
MC12[3]	_	_	_	_	_	_	_	_	
MC12[4]	_	_	_	_	_	_	_	_	
MC12[5]	ID-20	ID-19	ID-18	RTR	IDE	_	ID-17	ID-16	
MC12[6]	ID-28	ID-27	ID-26	ID-25	ID-24	ID-23	ID-22	ID-21	
MC12[7]	ID-7	ID-6	ID-5	ID-4	ID-3	ID-2	ID-1	ID-0	
MC12[8]	ID-15	ID-14	ID-13	ID-12	ID-11	ID-10	ID-9	ID-8	
MC13[1]	_	_	_	_	DLC3	DLC2	DLC1	DLC0	
MC13[2]	_	_	_	_	_	_	_	_	
MC13[3]	_	_	_	_	_	_	_	_	
MC13[4]	_	_	_	_	_	_	_	_	
MC13[5]	ID-20	ID-19	ID-18	RTR	IDE	_	ID-17	ID-16	
MC13[6]	ID-28	ID-27	ID-26	ID-25	ID-24	ID-23	ID-22	ID-21	
MC13[7]	ID-7	ID-6	ID-5	ID-4	ID-3	ID-2	ID-1	ID-0	
MC13[8]	ID-15	ID-14	ID-13	ID-12	ID-11	ID-10	ID-9	ID-8	
MC14[1]	_	_	_	_	DLC3	DLC2	DLC1	DLC0	
MC14[2]	_	_	_	_	_	_	_	_	
MC14[3]	_	_	_	_	_	_	_	_	
MC14[4]	_	_	_	_	_	_	_	_	
MC14[5]	ID-20	ID-19	ID-18	RTR	IDE	_	ID-17	ID-16	
MC14[6]	ID-28	ID-27	ID-26	ID-25	ID-24	ID-23	ID-22	ID-21	
MC14[7]	ID-7	ID-6	ID-5	ID-4	ID-3	ID-2	ID-1	ID-0	
MC14[8]	ID-15	ID-14	ID-13	ID-12	ID-11	ID-10	ID-9	ID-8	
MC15[1]	_	_	_	_	DLC3	DLC2	DLC1	DLC0	
MC15[2]	_	_	_	_	_	_	_	_	
MC15[3]	_	_	_	_	_	_	_	_	
MC15[4]	_	_	_	_	_	_	_	_	
MC15[5]	ID-20	ID-19	ID-18	RTR	IDE	_	ID-17	ID-16	
MC15[6]	ID-28	ID-27	ID-26	ID-25	ID-24	ID-23	ID-22	ID-21	
MC15[7]	ID-7	ID-6	ID-5	ID-4	ID-3	ID-2	ID-1	ID-0	
MC15[8]	ID-15	ID-14	ID-13	ID-12	ID-11	ID-10	ID-9	ID-8	
MD0[1]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD0[2]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	

Rev. 2.00, 05/04, page 402 of 442



Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
MD0[3]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	HCAN
MD0[4]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD0[5]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD0[6]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD0[7]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD0[8]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD1[1]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD1[2]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD1[3]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD1[4]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD1[5]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD1[6]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD1[7]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD1[8]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD2[1]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD2[2]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD2[3]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD2[4]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD2[5]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD2[6]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD2[7]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD2[8]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD3[1]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD3[2]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD3[3]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD3[4]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD3[5]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD3[6]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD3[7]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD3[8]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD4[1]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD4[2]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD4[3]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD4[4]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD4[5]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD4[6]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD4[7]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD4[8]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD5[1]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD5[2]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD5[3]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD5[4]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	



Rev. 2.00, 05/04, page 403 of 442

Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
MD5[5]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	HCAN
MD5[6]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD5[7]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD5[8]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD6[1]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD6[2]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD6[3]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD6[4]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD6[5]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD6[6]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD6[7]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD6[8]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD7[1]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD7[2]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD7[3]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD7[4]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD7[5]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD7[6]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD7[7]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD7[8]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD8[1]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD8[2]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD8[3]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD8[4]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD8[5]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD8[6]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD8[7]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD8[8]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD9[1]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD9[2]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD9[3]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD9[4]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD9[5]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD9[6]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD9[7]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD9[8]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD10[1]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD10[2]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD10[3]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD10[4]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD10[5]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD10[6]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	



Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
MD10[7]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	HCAN
MD10[8]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD11[1]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD11[2]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD11[3]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD11[4]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD11[5]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD11[6]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD11[7]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD11[8]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD12[1]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD12[2]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD12[3]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD12[4]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD12[5]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD12[6]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD12[7]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD12[8]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD13[1]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD13[2]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD13[3]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD13[4]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD13[5]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD13[6]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD13[7]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD13[8]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD14[1]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD14[2]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD14[3]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD14[4]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD14[5]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD14[6]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD14[7]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD14[8]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD15[1]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD15[2]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD15[3]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD15[4]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD15[5]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD15[6]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD15[7]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MD15[8]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	



Rev. 2.00, 05/04, page 405 of 442

Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
HCANMON	RxDIE	TxSTP	_	_	_	_	TxD	RxD	HCAN
SBYCR	SSBY	STS2	STS1	STS0	_	_	_	_	System
SYSCR	MACS	_	INTM1	INTM0	NMIEG	_	_	RAME	
SCKCR	PSTOP	_	_	_	STCS	SCK2	SCK1	SCK0	_
MDCR	_	_	_	_	_	MDS2	MDS1	MDS0	
MSTPCRA	MSTPA7	MSTPA6	MSTPA5	MSTPA4	MSTPA3	MSTPA2	MSTPA1	MSTPA0	
MSTPCRB	MSTPB7	MSTPB6	MSTPB5	MSTPB4	MSTPB3	MSTPB2	MSTPB1	MSTPB0	_
MSTPCRC	MSTPC7	MSTPC6	MSTPC5	MSTPC4	MSTPC3	MSTPC2	MSTPC1	MSTPC0	
LPWRCR	DTON	LSON	_	SUBSTP	RFCUT	_	STC1	STC0	_
ISCRH	_	_	_	_	IRQ5SCB	IRQ5SCA	IRQ4SCB	IRQ4SCA	INT
ISCRL	IRQ3SCB	IRQ3SCA	IRQ2SCB	IRQ2SCA	IRQ1SCB	IRQ1SCA	IRQ0SCB	IRQ0SCA	
IER	_	_	IRQ5E	IRQ4E	IRQ3E	IRQ2E	IRQ1E	IRQ0E	
ISR	_	_	IRQ5F	IRQ4F	IRQ3F	IRQ2F	IRQ1F	IRQ0F	_
P1DDR	P17DDR	P16DDR	P15DDR	P14DDR	P13DDR	P12DDR	P11DDR	P10DDR	PORT
PADDR	_	_	_	_	PA3DDR	PA2DDR	PA1DDR	PA0DDR	
PBDDR	PB7DDR	PB6DDR	PB5DDR	PB4DDR	PB3DDR	PB2DDR	PB1DDR	PB0DDR	
PCDDR	PC7DDR	PC6DDR	PC5DDR	PC4DDR	PC3DDR	PC2DDR	PC1DDR	PC0DDR	
PDDDR	PD7DDR	PD6DDR	PD5DDR	PD4DDR	_	_	_	_	_
PFDDR	PF7DDR	PF6DDR	PF5DDR	PF4DDR	PF3DDR	PF2DDR	PF1DDR	PF0DDR	_
PAPCR	_	_	_	_	PA3PCR	PA2PCR	PA1PCR	PA0PCR	_
PBPCR	PB7PCR	PB6PCR	PB5PCR	PB4PCR	PB3PCR	PB2PCR	PB1PCR	PB0PCR	
PCPCR	PC7PCR	PC6PCR	PC5PCR	PC4PCR	PC3PCR	PC2PCR	PC1PCR	PC0PCR	
PDPCR	PD7PCR	PD6PCR	PD5PCR	PD4PCR	_	_	_	_	
PAODR	_	_	_	_	PA3ODR	PA2ODR	PA10DR	PA00DR	
PBODR	PB70DR	PB6ODR	PB50DR	PB40DR	PB3ODR	PB2ODR	PB10DR	PB0ODR	
PCODR	PC70DR	PC60DR	PC50DR	PC40DR	PC30DR	PC2ODR	PC10DR	PC00DR	
TCR_3	CCLR2	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	TPU_3
TMDR_3	_	_	BFB	BFA	MD3	MD2	MD1	MD0	
TIORH_3	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0	_
TIORL_3	IOD3	IOD2	IOD1	IOD0	IOC3	IOC2	IOC1	IOC0	_
TIER_3	TTGE	_	_	TCIEV	TGIED	TGIEC	TGIEB	TGIEA	
TSR_3	_	_	_	TCFV	TGFD	TGFC	TGFB	TGFA	_
TCNT_3	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	_
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	_
TGRA_3	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	_
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	_
TGRB_3	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	_
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	_
TGRC_3	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	_
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	_
TGRD_3	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	_



Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
TCR_4	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	TPU_4
TMDR_4	_	_	_	_	MD3	MD2	MD1	MD0	
TIOR_4	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0	
TIER_4	TTGE	_	TCIEU	TCIEV	_	_	TGIEB	TGIEA	
TSR_4	TCFD	_	TCFU	TCFV	_	_	TGFB	TGFA	
TCNT_4	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
TGRA_4	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
TGRB_4	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
TCR_5	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	TPU_5
TMDR_5	_	_	—	_	MD3	MD2	MD1	MD0	
TIOR_5	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0	
TIER_5	TTGE	_	TCIEU	TCIEV	_	_	TGIEB	TGIEA	
TSR_5	TCFD	_	TCFU	TCFV	_	_	TGFB	TGFA	
TCNT_5	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
TGRA_5	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
TGRB_5	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
TSTR	_	_	CST5	CST4	CST3	CST2	CST1	CST0	TPU commor
TSYR	_	_	SYNC5	SYNC4	SYNC3	SYNC2	SYNC1	SYNC0	
IPRA	_	IPR6	IPR5	IPR4	_	IPR2	IPR1	IPR0	INT
IPRB	_	IPR6	IPR5	IPR4	_	IPR2	IPR1	IPR0	
IPRD	_	IPR6	IPR5	IPR4	_	IPR2	IPR1	IPR0	
IPRE	_	IPR6	IPR5	IPR4	_	IPR2	IPR1	IPR0	
IPRF	_	IPR6	IPR5	IPR4	_	IPR2	IPR1	IPR0	
IPRG	_	IPR6	IPR5	IPR4	_	IPR2	IPR1	IPR0	
IPRH	_	IPR6	IPR5	IPR4	_	IPR2	IPR1	IPR0	
IPRJ	_	IPR6	IPR5	IPR4	_	IPR2	IPR1	IPR0	
IPRK	_	IPR6	IPR5	IPR4	_	IPR2	IPR1	IPR0	
IPRM	_	IPR6	IPR5	IPR4	_	IPR2	IPR1	IPR0	
RAMER	_	_	_	_	RAMS	RAM2	RAM1	RAM0	FLASH (F-ZTAT version)
P1DR	P17DR	P16DR	P15DR	P14DR	P13DR	P12DR	P11DR	P10DR	PORT
PADR	_	_	_	_	PA3DR	PA2DR	PA1DR	PA0DR	
PBDR	PB7DR	PB6DR	PB5DR	PB4DR	PB3DR	PB2DR	PB1DR	PB0DR	
PCDR	PC7DR	PC6DR	PC5DR	PC4DR	PC3DR	PC2DR	PC1DR	PC0DR	
PDDR	PD7DR	PD6DR	PD5DR	PD4DR	_	_	_	_	
PFDR	PF7DR	PF6DR	PF5DR	PF4DR	PF3DR	PF2DR	PF1DR	PF0DR	



Rev. 2.00, 05/04, page 407 of 442

Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
TCR_0	CCLR2	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	TPU_0
TMDR_0	—	_	BFB	BFA	MD3	MD2	MD1	MD0	
TIORH_0	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0	
TIORL_0	IOD3	IOD2	IOD1	IOD0	IOC3	IOC2	IOC1	IOC0	
TIER_0	TTGE	_	_	TCIEV	TGIED	TGIEC	TGIEB	TGIEA	
TSR_0	_	_	_	TCFV	TGFD	TGFC	TGFB	TGFA	
TCNT_0	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
TGRA_0	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
TGRB_0	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
TGRC_0	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
TGRD_0	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
TCR_1	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	TPU_1
TMDR_1	_	_	_	_	MD3	MD2	MD1	MD0	
TIOR_1	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0	
TIER_1	TTGE	_	TCIEU	TCIEV	_	_	TGIEB	TGIEA	
TSR_1	TCFD	_	TCFU	TCFV	_	_	TGFB	TGFA	
TCNT_1	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
TGRA_1	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
TGRB_1	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
TCR_2	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	TPU_2
TMDR_2	_	_	_	_	MD3	MD2	MD1	MD0	
TIOR_2	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0	
TIER_2	TTGE	_	TCIEU	TCIEV	_	_	TGIEB	TGIEA	
TSR_2	TCFD	_	TCFU	TCFV	_	_	TGFB	TGFA	
TCNT_2	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
TGRA_2	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
TGRB_2	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	
-	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
TCSR_0	OVF	WT/IT	TME	_	_	CKS2	CKS1	CKS0	WDT_0
TCNT_0	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
RSTCSR	WOVF	RSTE	RSTS					_	



Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
SMR_0* ³	C/Ā	CHR	PE	O/E	STOP	MP	CKS1	CKS0	SCI_0
SMR_0* ⁴)	(GM)	(BLK)	(PE)	(O/\overline{E})	(BCP1)	(BCP0)	(CKS1)	(CKS0)	
BRR_0	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
SCR_0	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0	
TDR_0	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
SSR_0* ³	TDRE	RDRF	ORER	FER	PER	TEND	MPB	MPBT	
(SSR_0* ⁴)	(TDRE)	(RDRF)	(ORER)	(ERS)	(PER)	(TEND)	(MPB)	(MPBT)	
RDR_0	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
SCMR_0	_	_	_	_	SDIR	SINV	_	SMIF	
SMR_1* ³	C/Ā	CHR	PE	O/Ē	STOP	MP	CKS1	CKS0	SCI_1
(SMR_1* ⁴)	(GM)	(BLK)	(PE)	(O/\overline{E})	(BCP1)	(BCP0)	(CKS1)	(CKS0)	
BRR_1	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
SCR_1	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0	
FDR_1	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
SSR_1* ³	TDRE	RDRF	ORER	FER	PER	TEND	MPB	MPBT	
SSR_1*4)	(TDRE)	(RDRF)	(ORER)	(ERS)	(PER)	(TEND)	(MPB)	(MPBT)	
RDR_1	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
SCMR_1	_	_	_	_	SDIR	SINV	_	SMIF	
SMR_2*3	C/Ā	CHR	PE	0/Ē	STOP	MP	CKS1	CKS0	SCI_2
SMR_2*4)	(GM)	(BLK)	(PE)	(O/\overline{E})	(BCP1)	(BCP0)	(CKS1)	(CKS0)	
BRR_2	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
SCR_2	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0	
FDR_2	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
SSR_2*3	TDRE	RDRF	ORER	FER	PER	TEND	MPB	MPBT	
SSR_2*4)	(TDRE)	(RDRF)	(ORER)	(ERS)	(PER)	(TEND)	(MPB)	(MPBT)	
RDR_2	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
SCMR_2	_	_	_	_	SDIR	SINV	_	SMIF	
ADDRAH	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	A/D
ADDRAL	AD1	AD0	_	_	_	_	_	_	
ADDRBH	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	
ADDRBL	AD1	AD0	_	_	_	_	_	_	
ADDRCH	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	
ADDRCL	AD1	AD0	_	_	_	_	_	_	
ADDRDH	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	
ADDRDL	AD1	AD0	_	_	_	_	_	_	
ADCSR	ADF	ADIE	ADST	SCAN	CH3	CH2	CH1	CH0	
ADCR	TRGS1	TRGS0	_	_	CKS1	CKS0	_	_	
TCSR_1	OVF	WT/IT	TME	PSS	RST/NMI	CKS2	CKS1	CKS0	WDT_1
FCNT_1	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
LMCR1	FWE	SWE	ESU1	PSU1	EV1	PV1	E1	P1	FLASH
LMCR2	FLER	_	_	_	_	_	_	_	(F-ZTAT
EBR1	EB7	EB6	EB5	EB4	EB3	EB2	EB1	EB0	version)
	PDWND		200	20.	220	-0-	22.	200	



Rev. 2.00, 05/04, page 409 of 442

Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
PORT1	P17	P16	P15	P14	P13	P12	P11	P10	PORT
PORT4	P47	P46	P45	P44	P43	P42	P41	P40	
PORT9	P97	P96	P95	P94	P93	P92	P91	P90	
PORTA	_			_	PA3	PA2	PA1	PA0	
PORTB	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0	
PORTC	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0	
PORTD	PD7	PD6	PD5	PD4	_	_	_	_	
PORTF	PF7	PF6	PF5	PF4	PF3	PF2	PF1	PF0	

Notes: 1. For buffer operation.

- 2. For free operation.
- 3. Normal serial communication interface mode.
- 4. Smart Card interface mode.

Some bit functions of SMR differ in normal serial communication interface mode and Smart Card interface mode.



17.3 Register States in Each Operating Mode

Register Name	Reset	High- speed	Medium- speed	Sleep	Module Stop	Watch	Subactive	Subsleep		Hardware Standby	Module
MCR	Initialized	_	-	_	Initialized	Initialized	Initialized	Initialized	Initialized	Initialized	HCAN
GSR	Initialized	_	_	-	Initialized	Initialized	Initialized	Initialized	Initialized	Initialized	-
BCR	Initialized	-	_	_	Initialized	Initialized	Initialized	Initialized	Initialized	Initialized	-
MBCR	Initialized	-	-	_	Initialized	Initialized	Initialized	Initialized	Initialized	Initialized	-
TXPR	Initialized	-	-	-	Initialized	Initialized	Initialized	Initialized	Initialized	Initialized	-
TXCR	Initialized	_	_	-	Initialized	Initialized	Initialized	Initialized	Initialized	Initialized	-
TXACK	Initialized	-	-	-	Initialized	Initialized	Initialized	Initialized	Initialized	Initialized	-
ABACK	Initialized	-	-	-	Initialized	Initialized	Initialized	Initialized	Initialized	Initialized	-
RXPR	Initialized	-	-	-	Initialized	Initialized	Initialized	Initialized	Initialized	Initialized	-
RFPR	Initialized	_	_	-	Initialized	Initialized	Initialized	Initialized	Initialized	Initialized	-
IRR	Initialized	_	-	-	Initialized	Initialized	Initialized	Initialized	Initialized	Initialized	-
MBIMR	Initialized	-	-	_	Initialized	Initialized	Initialized	Initialized	Initialized	Initialized	-
IMR	Initialized	-	-	_	Initialized	Initialized	Initialized	Initialized	Initialized	Initialized	-
REC	Initialized				Initialized	Initialized	Initialized	Initialized	Initialized	Initialized	-
TEC		-	-	-							-
UMSR	Initialized		-	-	Initialized	Initialized	Initialized	Initialized	Initialized	Initialized	-
	Initialized	-	-	-	Initialized	Initialized	Initialized	Initialized	Initialized	Initialized	-
	Initialized	-	-	-	Initialized	Initialized	Initialized	Initialized	Initialized	Initialized	-
	Initialized	-	-	-	Initialized	Initialized	Initialized	Initialized	Initialized	Initialized	-
MC0[1]	-	-	-	-	-	-	-	-	-	-	-
MC0[2]	-	-	-	-	-	-	-	-	-	-	-
MC0[3]	-	-	-	-	-	-	-	-	-	-	-
MC0[4]	-	-	-	-	-	-	-	-	-	-	-
MC0[5]	-	-	-	-	-	-	-	-	-	-	_
MC0[6]	-	-	-	-	-	-	-	-	-	-	_
MC0[7]	-	-	-	-	-	-	-	-	-	-	_
MC0[8]	-	-	-	-	-	-	-	-	-	-	_
MC1[1]	-	-	-	-	-	-	-	-	-	-	_
MC1[2]	-	-	-	-	-	-	-	-	-	-	_
MC1[3]	-	-	-	-	-	-	-	-	-	-	_
MC1[4]	-	-	-	-	-	-	-	-	-	-	_
MC1[5]	-	-	-	-	-	-	-	-	-	-	_
MC1[6]	-	-	-	-	-	-	-	-	-	-	_
MC1[7]	-	-	-	-	-	-	-	-	-	-	_
MC1[8]	-	-	-	-	-	-	-	-	-	-	-
MC2[1]	-	-	-	-	-	-	-	-	-	-	-
MC2[2]	-	-	-	-	-	-	-	-	-	-	-
MC2[3]	-	-	-	-	-	_	-	-	-	-	-
MC2[4]	-	-	-	-	-	_	-	-	-	-	-
MC2[5]	-	-	-	-	-	-	-	-	-	-	-
MC2[6]	-	-	-	-	-	-	-	-	-	-	-
MC2[7]	-	-	-	-	-	-	-	-	-	-	-
MC2[8]	-	-	-	-	-	-	-	-	-	-	-
MC3[1]	-	-	-	-	-	-	-	-	-	-	-
MC3[2]	-	-	-	-	-	-	-	-	-	-	-
MC3[3]	-	-	-	-	-	-	-	-	-	-	-
MC3[4]	-	-	-	-	-	-	-	-	-	-	-
MC3[5]	-	-	-	-	-	-	-	-	-	-	-



Rev. 2.00, 05/04, page 411 of 442

Register Name	Reset	High- speed	Medium- speed	Sleep	Module Stop	Watch	Subactive	Subsleep		Hardware Standby	Module
MC3[6]	-	-	-	-	-	-	-	-	-	-	HCAN
MC3[7]	-	-	-	-	-	-	-	-	-	-	-
MC3[8]	-	-	-	-	-	-	-	-	-	-	-
MC4[1]	-	-	-	-	-	-	-	-	-	-	-
MC4[2]	-	-	-	-	-	-	-	-	-	-	-
MC4[3]	-	-	-	-	-	-	-	-	-	-	-
MC4[4]	-	-	-	-	-	-	-	-	-	-	-
MC4[5]	-	-	-	-	-	-	-	-	-	-	-
MC4[6]	-	-	-	-	-	-	-	-	-	-	-
MC4[7]	-	-	-	-	-	-	-	-	-	-	-
MC4[8]	-	-	-	-	-	-	-	-	-	-	-
MC5[1]	-	-	-	-	-	-	-	-	-	-	-
MC5[2]	-	-	-	-	-	-	-	-	-	-	-
MC5[3]	-	-	-	-	-	-	-	-	-	-	-
MC5[4]	-	-	-	-	-	-	-	-	-	-	-
MC5[5]	-	-	-	-	-	-	-	-	-	-	-
MC5[6]	-	-	-	-	-	-	-	-	-	-	-
MC5[7]	-	-	-	-	-	-	-	-	-	-	-
MC5[8]	-	-	-	-	-	-	-	-	-	-	-
MC6[1]	-	-	-	-	-	-	-	-	-	-	-
MC6[2]	-	-	-	-	-	-	-	-	-	-	-
MC6[3]	-	-	-	-	-	-	-	-	-	-	-
MC6[4]	-	-	-	-	-	-	-	-	-	-	-
MC6[5]	-	-	-	-	-	-	-	-	-	-	-
MC6[6]	-	-	-	-	-	-	-	-	-	-	-
MC6[7]	-	-	-	-	-	-	-	-	-	-	-
MC6[8]	-	-	-	-	-	-	-	-	-	-	-
MC7[1]	-	-	-	-	-	-	-	-	-	-	-
MC7[2]	-	-	-	-	-	-	-	-	_	-	-
MC7[3]	-	-	-	-	-	-	-	-	_	-	-
MC7[4]	-	-	-	-	-	-	-	-	_	-	-
MC7[5]	-	-	-	-	-	-	-	-	_	-	-
MC7[6]	-	-	-	-	-	-	-	-	_	-	-
MC7[7]	-	-	-	-	-	-	-	-	_	-	-
MC7[8]	-	-	-	-	-	-	-	-	_	-	-
MC8[1]	-	-	-	-	-	-	-	-	-	-	-
MC8[2]	-	-	-	-	-	-	-	-	-	-	_
MC8[3]	-	-	-	-	-	-	-	-	-	-	-
MC8[4]	-	-	-	-	-	-	-	-	-	-	-
MC8[5]	-	-	-	-	-	-	-	-	-	-	-
MC8[6]	-	-	-	-	-	-	-	-	-	-	-
MC8[7]	-	-	-	-	-	-	-	-	-	-	-
MC8[8]	-	-	-	-	-	-	-	-	-	-	-
MC9[1]	-	-	-	-	-	-	-	-	-	-	-
MC9[2]	-	-	-	-	-	-	-	-	-	-	-
MC9[3]	-	-	-	-	-	-	-	-	-	-	-
MC9[4]	-	-	-	-	-	-	-	-	-	-	-
MC9[5]	-	-	-	-	-	-	-	-	-	-	-
MC9[6]	-	-	-	-	-	-	-	-	-	-	-



Register Name	Reset	High- speed	Medium- speed	Sleep	Module Stop	Watch	Subactive	Subsleep		Hardware Standby	Module
MC9[8]	-	-	-	-	-	-	-		-	-	HCAN
MC10[1]	-	-	-	-	-	-	-	-	-	-	-
MC10[2]	-	-	-	-	-	_	-	-	_	_	-
MC10[3]	-	-	-	-	-	-	-	-	_	_	-
MC10[4]	-	-	-	-	-	-	-	-	_	_	-
MC10[5]	_	-	-	-	-	-	-	-	_	-	-
MC10[6]	-	-	-	-	-	-	-	-	_	_	-
MC10[7]	-	-	-	-	-	-	-	-	_	_	-
MC10[8]	-	-	-	-	-	-	-	-	_	_	-
MC11[1]	-	-	-	-	-	-	-	-	_	-	-
MC11[2]	_	-	_	-	-	-	-	-	_	_	-
MC11[3]	_	-	_	-	-	_	-	-	_	_	-
MC11[4]	_	-	_	-	-	_	-	-	_	_	-
MC11[5]	_	-	-	-	-	-	-	-	_	-	-
MC11[6]	_	-	-	-	-	_	_	_	-	-	-
MC11[7]	_	-	-	-	-	_	_	_	-	-	-
MC11[8]	-	-	-	-	-	_	_	-	-	-	-
MC12[1]	-	_	-	_	-	-	-	-	_	-	-
MC12[1]	-	-	-	_	-	_	_	-	_	-	-
MC12[3]	-	-	-	_	_	_	_	-	_	-	-
MC12[4]	-	-	-	_	_	_	_	-	_	-	-
MC12[5]	-	-	-	-	-	-	-	-	_	-	-
MC12[6]	_	_	_	_	_	_	_	_	_	-	-
MC12[0]	_	_	_	_	_	_	_	_	_	-	-
MC12[7] MC12[8]	_	_	_	_	_	_	_	_	_	-	-
MC12[0] MC13[1]	_	_	-	_	_	_	-	_	_	-	-
MC13[1] MC13[2]	_	_	_	_	_	_	_	_	_	-	-
MC13[2] MC13[3]	_	_	_	_	_	_	_	_	_	-	-
MC13[3] MC13[4]	_	_	_	_	_	_	_	_	_	-	-
MC13[5]	-	-	-	-	-	-	-	-	_	-	-
MC13[6]	_	_	_	_	_	_	_	_	_	-	-
MC13[0] MC13[7]	_	_	_	_	_	_	_	_	_	-	-
MC13[7] MC13[8]	_	_	_	_	_	_	_	_	_	-	-
MC13[0] MC14[1]	_	_	-	_	_	_	-	_	_	-	-
MC14[1] MC14[2]	_	_	_	_	_	_	_	_	_	-	-
MC14[2] MC14[3]	_	_	_	_	_	_	_	_	_	-	-
MC14[3] MC14[4]	_	_	_	_	_	_	_	_	_	-	-
MC14[5]			_	_	_	_	_	_		-	-
MC14[5] MC14[6]	_	-	-	-	-	_	-	-	-	-	-
						_				-	-
MC14[7]	-	-	-	-	-	-	-	-	-	_	-
MC14[8]	-	-	-	-	-	-	-	-	-	-	-
MC15[1] MC15[2]	-	-	-	-	-	-	-	-	-	-	-
MC15[2] MC15[3]	-	-	-	-	-	-	-	-	-	-	-
	-	-	-	-	-	-	-	-	-	-	-
MC15[4] MC15[5]	-		-		-		-	-		-	-
	-	-	-	-	-	-	-	-	-	-	-
MC15[6]	-	-	-	-	-	-	-	-	-	-	-
MC15[7]	-	-	-	-	-	-	-	-	-	-	-
MC15[8]	-	-	-	-	-	-	-	-	-	-	-
MD0[1]	-	-	-	-	-	-	-	-	-	-	



_

Register Name	Reset	High- speed	Medium- speed	Sleep	Module Stop	Watch	Subactive	Subsleep		Hardware Standby	Module
MD0[2]	-	-	-	-	-	-	-	-	-	-	HCAN
MD0[3]	-	-	-	-	-	-	-	-	-	-	-
MD0[4]	-	-	-	-	-	-	-	-	-	-	-
MD0[5]	-	-	-	-	-	-	-	-	-	-	-
MD0[6]	-	-	-	-	-	-	-	-	-	-	-
MD0[7]	-	-	-	-	-	-	-	-	-	-	-
MD0[8]	-	-	-	-	-	-	-	-	-	-	-
MD1[1]	-	-	-	-	-	-	-	-	-	-	_
MD1[2]	-	-	-	-	-	-	-	-	-	-	_
MD1[3]	-	-	-	-	-	-	-	-	-	-	_
MD1[4]	-	-	-	-	-	-	-	-	-	-	-
MD1[5]	-	-	-	-	-	-	-	-	-	-	-
MD1[6]	-	-	-	-	-	-	-	-	-	-	-
MD1[7]	-	-	-	-	-	-	-	-	-	-	-
MD1[8]	-	-	-	-	-	-	-	-	-	-	-
MD2[1]	-	-	-	-	-	-	-	-	-	-	-
MD2[2]	-	-	-	-	-	-	-	-	-	-	-
MD2[3]	-	-	-	-	-	-	-	-	-	-	-
MD2[4]	-	-	-	-	-	-	-	-	-	-	-
MD2[5]	-	-	-	-	-	-	-	-	-	-	-
MD2[6]	-	-	-	-	-	-	-	-	-	-	-
MD2[7]	-	-	-	-	-	-	-	-	-	-	-
MD2[8]	-	-	-	-	-	-	-	-	-	-	-
MD3[1]	-	-	-	-	-	-	-	-	-	-	-
MD3[2]	-	-	-	-	-	-	-	-	-	-	-
MD3[3]	-	-	-	-	-	-	-	-	-	-	-
MD3[4]	-	-	-	-	-	-	-	-	-	-	-
MD3[5]	-	-	-	-	-	-	-	-	-	-	-
MD3[6]	-	-	-	-	-	-	-	-	-	-	-
MD3[7]	-	-	-	-	-	-	-	-	-	-	-
MD3[8]	-	-	-	-	-	-	-	-	-	-	-
MD4[1]	-	-	-	-	-	-	-	-	-	-	-
MD4[2]	-	-	-	-	-	-	-	-	-	-	-
MD4[3]	-	-	-	-	-	-	-	-	-	-	-
MD4[4]	-	-	-	-	-	-	-	-	-	-	-
MD4[5]	-	-	-	-	-	-	-	-	-	-	-
MD4[6]	-	-	-	-	-	-	-	-	-	-	-
MD4[7]	-	-	-	-	-	-	-	-	-	-	-
MD4[8]	-	-	-	-	-	-	-	-	-	-	_
MD5[1]	-	-	-	-	-	-	-	-	-	-	_
MD5[2]	-	-	-	-	-	-	-	-	-	-	-
MD5[3]	-	-	-	-	-	-	-	-	-	-	-
MD5[4]	-	-	-	-	-	-	-	-	-	-	-
MD5[5]	-	-	-	-	-	-	-	-	-	-	-
MD5[6]	-	-	-	-	-	-	-	-	-	-	-
MD5[7]	-	-	-	-	-	-	-	-	-	-	-
MD5[8]	-	-	-	-	-	-	-	-	-	-	-
MD6[1]	-	-	-	-	-	-	-	-	-	-	-
MD6[2]	-	-	-	-	-	-	-	-	-	-	-
MD6[3]	-	-	-	-	-	-	-	-	-	-	-



Register Name	Reset	High- speed	Medium- speed	Sleep	Module Stop	Watch	Subactive	Subsleep		Hardware Standby	Module
MD6[4]	-	-	-	-	-	-	_	-	-	-	HCAN
MD6[5]	_	_	_	-	_	-	-	-	-	-	-
MD6[6]	-	-	-	-	-	-	-	-	-	-	-
MD6[7]	-	-	-	-	-	-	-	-	-	-	-
MD6[8]	-	-	-	-	-	-	-	-	-	-	-
MD7[1]	-	-	_	-	_	-	-	-	_	-	-
MD7[2]	-	-	-	-	-	_	-	_	-	-	-
MD7[3]	-	-	-	-	-	-	-	_	-	-	-
MD7[4]	-	-	-	-	_	-	-	-	-	-	-
MD7[5]	_	-	_	-	_	-	-	-	_	_	-
MD7[6]	-	-	-	-	-	-	-	-	-	-	-
MD7[7]	-	-	-	-	-	-	-	_	-	-	-
MD7[8]	_	-	_	-	-	_	-	-	-	-	-
MD8[1]	_	-	-	-	-	-	-	-	-	-	-
MD8[2]	_	-	_	-	-	-	-	_	-	-	-
MD8[3]	_	-	_	-	-	_	-	_	-	-	-
MD8[4]	-	-	-	-	-	_	-	-	-	-	-
MD8[5]	-	_	-	_	-	-	-	-	_	_	-
MD8[6]	-	-	-	_	-	_	-	-	-	-	-
MD8[7]	-	-	-	_	-	_	-	-	-	-	-
MD8[8]	-	-	-	_	-	_	_	-	-	-	-
MD9[1]	-	-	-	-	-	-	-	_	-	-	-
MD9[2]	_	_	_	_	_	_	_	_	_	_	-
MD9[2]	_	_	_	_	_	_	_	_	_	_	-
MD9[3] MD9[4]	-	_	-	-	-	_	_	_	-	-	-
MD9[4] MD9[5]		-	-	-		-			-	-	-
MD9[5] MD9[6]	-	_	-	-	-	-	-	-	-	-	-
MD9[7]	_	_	_	_	_	_	_	_	_	_	-
MD9[8]	_	_	_	_	_	_	_	_	_	_	-
MD3[0] MD10[1]	-	-		-		-			-	-	-
	-	_	-	-	-	-	-	-	-	-	-
MD10[2]		_	-	-		_			-	-	-
MD10[3]	-	_	-	-	-	_	-	-	-	-	-
MD10[4] MD10[5]		-	-	-		-			-	-	-
	-	_	-	-	-	-	-	-	-	-	-
MD10[6] MD10[7]	-	_	-	-	-	_	_		-	-	-
MD10[7] MD10[8]	-	_	-	-	-	_	_	-	-	-	-
MD10[8] MD11[1]											_
	-	-	-	-	-	-	-	-	-	-	_
MD11[2]	-	-		-			-	-	-		_
MD11[3]	-	-	-	-	-	-	-	-	-	-	-
MD11[4]	-	-	-	-	-	-	-	-	-	-	-
MD11[5]	-	-	-	-	-	-	-	-	-	-	-
MD11[6]	-	-	-	-	-	-	-	-	-	-	-
MD11[7]	-	-	-	-	-	-	-	-	-	-	-
MD11[8]	-	-	-	-	-	-	-	-	-	-	_
MD12[1]	-	-	-	-	-	-	-	-	-	-	_
MD12[2]	-	-	-	-	-	-	-	-	-	-	-
MD12[3]	-	-	-	-	-	-	-	-	-	-	-
MD12[4]	-	-	-	-	-	-	-	-	-	-	_
MD12[5]	-	-	-	-	-	-	-	-	-	-	



_

Register Name	Reset	High- speed	Medium- speed	Sleep	Module Stop	Watch	Subactive	Subsleep		Hardware Standby	Module
MD12[6]	-	-	-	-	-	-	-	-	-	-	HCAN
MD12[7]	-	-	-	-	-	-	-	-	-	-	_
MD12[8]	-	-	-	-	-	-	-	-	-	-	-
MD13[1]	-	-	-	-	-	-	-	-	-	-	_
MD13[2]	-	-	-	-	-	-	-	-	-	-	-
MD13[3]	-	-	-	-	-	-	-	-	-	-	-
MD13[4]	-	-	-	-	-	-	-	-	-	-	_
MD13[5]	-	-	-	-	-	-	-	-	-	-	_
MD13[6]	-	-	-	-	-	-	-	-	-	-	_
MD13[7]	-	-	-	-	-	-	-	-	-	-	_
MD13[8]	-	-	-	-	-	-	-	-	-	-	_
MD14[1]	-	-	-	-	-	-	-	-	-	-	-
MD14[2]	-	-	-	-	-	-	-	-	-	-	-
MD14[3]	-	-	-	-	-	-	-	-	-	-	-
MD14[4]	-	-	-	-	-	_	-	-	-	-	-
MD14[5]	-	-	-	-	-	_	-	-	-	-	-
MD14[6]	-	-	-	-	-	-	-	-	-	-	-
MD14[7]	-	-	-	-	-	-	-	-	-	-	-
MD14[8]	-	-	-	-	-	-	-	-	-	-	_
MD15[1]	-	-	-	-	-	_	-	-	-	-	-
MD15[2]	-	-	-	-	-	-	-	-	-	-	_
MD15[3]	-	-	-	-	-	-	-	-	-	-	_
MD15[4]	-	-	-	-	-	-	-	-	-	-	-
MD15[5]	-	-	-	-	-	-	-	-	-	-	-
MD15[6]	-	-	-	-	-	-	-	-	-	-	-
MD15[7]	-	-	-	-	-	-	-	-	-	-	-
MD15[8]	-	-	-	-	-	-	-	-	-	-	-
HCANMON	Initialized	_	_	_	_	_	_	_	_	Initialized	-
SBYCR	Initialized	_	_	_	_	_	_	_	_	Initialized	SYSTEM
SYSCR	Initialized	_	_	_	_	_	_	_	_	Initialized	_
SCKCR	Initialized	_	_	_	_	_	_	_	_	Initialized	-
MDCR	Initialized	_	_	_	-	_	-	_	_	Initialized	-
MSTPCRA	Initialized	_	_	_	-	_	_	_	_	Initialized	-
MSTPCRB	Initialized	_	-	-	-	-	_	-	-	Initialized	-
MSTPCRC	Initialized	_	_	-	_	-	_	-	-	Initialized	-
LPWRCR	Initialized	_	_	-	-	-	_	-	-	Initialized	-
ISCRH	Initialized	_	-	_	-	-	-	-	-	Initialized	INT
ISCRL	Initialized	_	-	-	-	-	_	-	-	Initialized	
IER	Initialized	-	-	_	_	_	_	_	-	Initialized	-
ISR	Initialized	-	_	_	_	_	_	_	_	Initialized	-
P1DDR	Initialized									Initialized	PORT
		-	-	-	-	-	-	-	-		-
PADDR PBDDR	Initialized		-	-	-	-	-	-	-	Initialized	-
PEDDR	Initialized		-	-	-	-	-	-	-	Initialized Initialized	-
	Initialized	-	-	-	-	-	-	-	-		-
PDDDR	Initialized	-	-	-	-	-	-	-	-	Initialized	-
PFDDR	Initialized	-	-	-	-	-	-	-	-	Initialized	-
PAPCR	Initialized		-	-	-	-	-	-	-	Initialized	-
PBPCR	Initialized	-	-	-	-	-	-	-	-	Initialized	_
PCPCR	Initialized	-	-	-	-	-	-	-	-	Initialized	-
PDPCR	Initialized	-	-	-	-	-	-	-	-	Initialized	



Register Name	Reset	High- speed	Medium- speed	Sleep	Module Stop	Watch	Subactivo	Subsleep		Hardware Standby	Module
PAODR	Initialized	-	-	-	_	-	-	-	otandby		PORT
				-					-	Initialized	PORT
PBODR	Initialized	-	-	-	-	-	-	-	-	Initialized	-
PCODR	Initialized	-	-	-	-	-	-	-	-	Initialized	TDU 0
TCR_3	Initialized	-	-	-	-	-	-	-	-	Initialized	-
TMDR_3	Initialized	-	-	-	-	-	-	-	-	Initialized	-
TIORH_3	Initialized	-	-	-	-	-	-	-	-	Initialized	_
TIORL_3	Initialized	-	-	-	-	-	-	-	-	Initialized	_
TIER_3	Initialized	-	-	-	-	-	-	-	-	Initialized	_
TSR_3	Initialized	-	-	-	-	-	-	-	-	Initialized	_
TCNT_3	Initialized	-	-	-	-	-	-	-	-	Initialized	_
TGRA_3	Initialized	-	-	-	-	-	-	-	-	Initialized	_
TGRB_3	Initialized	-	-	-	-	-	-	-	-	Initialized	_
TGRC_3	Initialized	-	-	-	-	-	-	-	-	Initialized	_
TGRD_3	Initialized	-	-	-	-	-	-	-	-	Initialized	-
TCR_4	Initialized	-	-	-	-	-	-	-	-	Initialized	TPU_4
TMDR_4	Initialized	-	-	-	-	-	-	-	-	Initialized	-
TIOR_4	Initialized	-	-	-	-	-	-	-	-	Initialized	-
TIER_4	Initialized	-	-	-	_	_	_	_	_	Initialized	-
TSR_4	Initialized	_	-	-	-	-	-	-	-	Initialized	-
TCNT_4	Initialized	-	-	-	-	-	-	-	-	Initialized	-
TGRA_4	Initialized	_	_	_	_	_	_	_	_	Initialized	-
TGRB_4	Initialized	-	-	_	-	_	_	_	-	Initialized	-
TCR_5	Initialized	-	-	-	-	-	-	-	-	Initialized	TPU 5
TMDR_5	Initialized	-	-	-	_	_	_	-	-	Initialized	
TIOR_5	Initialized	-	_	-	-	_	_	-	-	Initialized	-
TIER_5	Initialized	-	-	_	-	-	-	-	-	Initialized	-
TSR_5	Initialized		_	_	_	_	_	_	_	Initialized	-
		-								Initialized	-
TCNT_5	Initialized	-	-	-	-	-	-	-	-		-
TGRA_5	Initialized	-		-	-	-	-	-	-	Initialized	-
TGRB_5	Initialized	-	-	-	-	-	-	-	-	Initialized	TDU
TSTR	Initialized	-	-	-	-	-	-	-	-		TPU common
TSYR	Initialized	-	-	-	-	-	-	-	-	Initialized	
IPRA	Initialized	-	-	-	-	-	-	-	-	Initialized	INT
IPRB	Initialized	-	-	-	-	-	-	-	-	Initialized	_
IPRD	Initialized	-	-	-	-	-	-	-	-	Initialized	_
IPRE	Initialized	-	-	-	-	-	-	-	-	Initialized	_
IPRF	Initialized	-	-	-	-	-	-	-	-	Initialized	_
IPRG	Initialized	-	-	-	-	-	-	-	-	Initialized	_
IPRH	Initialized	-	-	-	-	-	-	-	-	Initialized	_
IPRJ	Initialized	-	-	-	-	-	-	-	-	Initialized	_
IPRK	Initialized	-	-	-	-	-	-	-	-	Initialized	-
IPRM	Initialized	-	-	-	-	-	-	-	-	Initialized	-
RAMER	Initialized	-	-	-	-	-	-	-	-	Initialized	ROM
P1DR	Initialized	-	-	-	-	-	-	-	-	Initialized	PORT
PADR	Initialized	-	-	-	-	-	-	-	-	Initialized	_
PBDR	Initialized	-	-	-	-	-	-	-	-	Initialized	-
PCDR	Initialized		-	-	-	-	-	-	-	Initialized	-
PDDR	Initialized		-	_	-	-	-	-	_	Initialized	_
PFDR	Initialized		_	_	-	-	-	-	_	Initialized	-



B 1 4 N		High-	Medium-	~	Module					Hardware	
Register Name	Reset	speed	speed	Sleep	Stop	Watch		Subsleep	Standby	Standby	Module
TCR_0	Initialized	-	-	-	-	-	-	-	-	Initialized	TPU_0
TMDR_0	Initialized	-	-	-	-	-	-	-	-	Initialized	_
TIORH_0	Initialized	-	-	-	-	-	-	-	-	Initialized	_
TIORL_0	Initialized	-	-	-	-	-	-	-	-	Initialized	_
TIER_0	Initialized	-	-	-	-	-	-	_	_	Initialized	_
TSR_0	Initialized	-	-	-	-	-	-	_	_	Initialized	_
TCNT_0	Initialized	-	-	-	-	-	-	_	_	Initialized	_
TGRA_0	Initialized	-	-	-	-	-	-	-	-	Initialized	_
TGRB_0	Initialized	-	-	-	-	-	-	-	-	Initialized	_
TGRC_0	Initialized	-	-	-	-	-	-	-	-	Initialized	_
TGRD_0	Initialized	-	-	-	-	-	-	-	-	Initialized	
TCR_1	Initialized	-	-	-	-	-	-	-	-	Initialized	TPU_1
TMDR_1	Initialized	-	-	-	-	-	-	-	-	Initialized	-
TIOR_1	Initialized	-	-	-	-	-	-	-	-	Initialized	-
TIER_1	Initialized	-	-	-	-	-	-	-	-	Initialized	-
TSR_1	Initialized	-	-	-	-	-	-	-	-	Initialized	-
TCNT_1	Initialized	-	-	-	-	-	-	-	-	Initialized	-
TGRA_1	Initialized	-	-	-	-	-	-	-	-	Initialized	-
TGRB_1	Initialized	-	-	-	-	-	-	-	-	Initialized	-
TCR_2	Initialized	-	-	-	-	-	-	-	-	Initialized	TPU_2
TMDR_2	Initialized	-	-	-	-	-	-	-	-	Initialized	-
TIOR_2	Initialized	-	-	-	-	-	-	_	_	Initialized	-
TIER_2	Initialized	-	-	-	-	-	-	-	-	Initialized	-
TSR_2	Initialized	-	-	-	-	-	-	-	-	Initialized	-
TCNT_2	Initialized	-	-	-	-	-	-	-	-	Initialized	-
TGRA_2	Initialized	-	-	-	-	-	-	-	-	Initialized	-
TGRB_2	Initialized	-	_	-	-	_	-	_	_	Initialized	-
TCSR_0	Initialized	_	_	_	_	_	_	_	_	Initialized	WDT_0
TCNT_0	Initialized	_	_	_	_	-	_	_	_	Initialized	
RSTCSR	Initialized	_	-	-	-	-	-	_	_	Initialized	-
SMR_0	Initialized	_	_	_	Initialized	Initialized	Initialized	Initialized	Initialized	Initialized	SCI_0
BRR_0	Initialized	_	_	-	Initialized	Initialized	Initialized	Initialized	Initialized	Initialized	
SCR_0	Initialized	-	-	-	Initialized	Initialized	Initialized	Initialized	Initialized	Initialized	-
TDR_0	Initialized	_	-	-	Initialized	Initialized	Initialized	Initialized	Initialized	Initialized	-
SSR_0	Initialized	-	_		Initialized	Initialized	Initialized	Initialized	Initialized	Initialized	-
RDR_0	Initialized	-	-	_	Initialized	Initialized	Initialized	Initialized	Initialized	Initialized	-
		-	-	-	Initialized		Initialized	Initialized			-
SCMR_0	Initialized					Initialized			Initialized	Initialized	SCI 1
SMR_1	Initialized	-	-	-	Initialized	Initialized	Initialized	Initialized Initialized	Initialized	Initialized	SCI_1
BRR_1	Initialized	-	-	-	Initialized	Initialized	Initialized		Initialized	Initialized	-
SCR_1	Initialized		-	-	Initialized	Initialized	Initialized	Initialized	Initialized	Initialized	-
TDR_1	Initialized		-	-	Initialized	Initialized	Initialized	Initialized	Initialized	Initialized	-
SSR_1	Initialized		-	-		Initialized			Initialized		_
RDR_1	Initialized		-	-	Initialized	Initialized	Initialized	Initialized	Initialized	Initialized	_
SCMR_1	Initialized		-	-	Initialized	Initialized	Initialized	Initialized	Initialized	Initialized	001.0
SMR_2	Initialized		-	-	Initialized	Initialized	Initialized	Initialized	Initialized	Initialized	SCI_2
BRR_2	Initialized		-	-	Initialized	Initialized	Initialized	Initialized	Initialized	Initialized	_
SCR_2	Initialized	-	-	-	Initialized	Initialized	Initialized	Initialized	Initialized	Initialized	_
TDR_2	Initialized	-	-	-	Initialized	Initialized	Initialized	Initialized	Initialized	Initialized	_
SSR_2	Initialized	-	-	-	Initialized	Initialized	Initialized	Initialized	Initialized	Initialized	_
RDR_2	Initialized	_	-	-	Initialized	Initialized	Initialized	Initialized	Initialized	Initialized	



		High-	Medium-		Module				Software	Hardware	
Register Name	Reset	speed	speed	Sleep	Stop	Watch	Subactive	Subsleep	Standby	Standby	Module
SCMR_2	Initialized	-	-	-	Initialized	Initialized	Initialized	Initialized	Initialized	Initialized	SCI_2
ADDRAH	Initialized	-	-	-	Initialized	Initialized	Initialized	Initialized	Initialized	Initialized	A/D
ADDRAL	Initialized	-	-	-	Initialized	Initialized	Initialized	Initialized	Initialized	Initialized	_
ADDRBH	Initialized	-	-	-	Initialized	Initialized	Initialized	Initialized	Initialized	Initialized	_
ADDRBL	Initialized	-	-	-	Initialized	Initialized	Initialized	Initialized	Initialized	Initialized	_
ADDRCH	Initialized	-	-	-	Initialized	Initialized	Initialized	Initialized	Initialized	Initialized	_
ADDRCL	Initialized	-	-	-	Initialized	Initialized	Initialized	Initialized	Initialized	Initialized	-
ADDRDH	Initialized	-	-	-	Initialized	Initialized	Initialized	Initialized	Initialized	Initialized	-
ADDRDL	Initialized	-	-	-	Initialized	Initialized	Initialized	Initialized	Initialized	Initialized	-
ADCSR	Initialized	-	-	-	Initialized	Initialized	Initialized	Initialized	Initialized	Initialized	-
ADCR	Initialized	-	-	-	Initialized	Initialized	Initialized	Initialized	Initialized	Initialized	-
TCSR_1	Initialized	-	-	-	-	_	-	-	-	Initialized	WDT_1
TCNT_1	Initialized	-	-	-	-	_	-	-	-	Initialized	-
FLMCR1	Initialized	-	-	-	-	_	-	-	-	Initialized	
FLMCR2	Initialized	-	-	-	-	_	-	-	-	Initialized	(F-ZTAT
EBR1	Initialized	-	-	-	-	_	-	-	-	Initialized	-version)
FLPWCR	Initialized	-	-	-	-	_	-	-	-	Initialized	-
PORT1	Initialized	-	-	-	-	-	-	-	-	Initialized	PORT
PORT4	Initialized	-	-	-	-	-	-	-	-	Initialized	-
PORT9	Initialized	-	-	-	-	-	-	-	-	Initialized	_
PORTA	Initialized	-	-	-	-	-	-	-	-	Initialized	-
PORTB	Initialized	-	-	-	-	-	-	-	-	Initialized	-
PORTC	Initialized	-	-	-	-	-	-	-	-	Initialized	-
PORTD	Initialized	-	-	-	-	-	-	-	-	Initialized	-
PORTF	Initialized	-	-	-	_	_	-	-	-	Initialized	-

Note: - is not initialized.



Rev. 2.00, 05/04, page 420 of 442



Section 18 Electrical Characteristics

18.1 Absolute Maximum Ratings

Table 18.1 lists the absolute maximum ratings.

Table 18.1 Absolute Maximum Ratings

Item	Symbol	Value	Unit
Power supply voltage	Vcc	-0.3 to +7.0	V
Input voltage (XTAL, EXTAL)	Vin	–0.3 to V _{CC} +0.3	V
Input voltage (ports 4 and 9)	Vin	–0.3 to AV _{CC} +0.3	V
Input voltage (except XTAL, EXTAL, ports 4 and 9)	Vin	-0.3 to V _{CC} +0.3	V
Analog power supply voltage	AV _{CC}	-0.3 to +7.0	V
Analog input voltage	V _{AN}	–0.3 to AV _{CC} +0.3	V
Operating temperature	T _{opr}	Regular specifications: -20 to +75	°C
		Wide-range specifications: -40 to +85	°C
Storage temperature	T _{stg}	–55 to +125	°C

Caution: Permanent damage to the chip may result if absolute maximum rating are exceeded.



18.2 DC Characteristics

Table 18.2 lists the DC characteristics. Table 18.3 lists the permissible output currents.

Table 18.2 DC Characteristics

Conditions: $V_{CC} = 4.5 \text{ V}$ to 5.5 V, $AV_{CC} = 4.5 \text{ V}$ to 5.5 V, $V_{SS} = AV_{SS} = 0 \text{ V}$, $T_a = -20^{\circ}\text{C}$ to $+75^{\circ}\text{C}$ (regular specifications), $T_a = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ (wide-range specifications)*¹

Item		Symbol	Min.	Тур.	Max.	Unit	Test Conditions
	r IRQ0 to IRQ5,	V _T ⁻	$V_{CC} \times 0.2$	_	_	V	
input voltage	TPU input	V _T ⁺	_	_	$V_{CC} \times 0.7$	V	
	capture input, TPU external clock input	$V_T^+ - V_T^-$	$V_{CC} \times 0.05$	_	_	V	_
Input high voltage	RES, STBY, NMI, MD2 to MD0, FWE	VIH	$V_{CC} imes 0.9$	_	V _{CC} + 0.3	V	
	EXTAL	_	$V_{CC} \times 0.7$	_	$V_{CC} + 0.3$	V	
	Ports 1, A to D, F, HRxD		$V_{CC} imes 0.7$	_	V _{CC} + 0.3	V	
	Ports 4 and 9	-	$AV_{CC} \times 0.7$	_	$AV_{CC} + 0.3$	V	
Input low voltage	RES, STBY, NMI, MD2 to MD0, FWE	V _{IL}	-0.3	_	$V_{CC} imes 0.1$	V	
	EXTAL	-	-0.3	_	$V_{CC} \times 0.2$	V	_
	Ports 1, A to D, F, HRxD	_	-0.3	—	$V_{CC} imes 0.2$	V	
	Ports 4 and 9		-0.3	_	$AV_{CC} \times 0.2$	V	_
Output high	All output pins	V _{OH}	$V_{CC}-0.5$	_	_	V	I _{OH} = -200 μA
voltage			$V_{CC}-1.0$	_	_	V	I _{ОН} = –1 mA
Output low voltage	All output pins	V _{OL}	—	—	0.4	V	I _{OL} = 1.6 mA
Input leakage	RES	I _{in}	_	_	1.0	μA	$V_{in} = 0.5$ to
current	STBY, NMI, MD2 to MD0, FWE, HRxD		_	_	1.0	μA	[–] V _{CC} – 0.5 V
	Ports 4 and 9	-	_	_	1.0	μA	$\begin{array}{l} V_{in} = 0.5 \text{ to} \\ AV_{CC} - 0.5 \text{ V} \end{array}$

RENESAS

ltem		Symbol	Min.	Тур.	Max.	Unit	Test Conditions
MOS input pull-up curren	Ports A to D t	−l _P	30	—	300	μA	$V_{in} = 0 V$
Input	RES	C _{in}	_	_	30	pF	$V_{in} = 0 V,$
capacitance	NMI	_	_	_	30	pF	[—] f = 1 MHz, _ T _a = 25°C
	All input pins except RES and NMI	_	_	_	15	pF	- 1 _a - 20 0
Current consumption*	Normal ² operation	I _{CC} * ³	_	60 V _{CC} = 5.	65 0 V V _{CC} = 5.	mA 5 V	f = 24 MHz
	Sleep mode	_		50	55	mA	f = 24 MHz
		_		$V_{CC} = 5.$	$0 V V_{CC} = 5.$	5 V	
	All modules stopped	_	_	35	_	mA	f = 24 MHz, $V_{CC} = 5.0 V$ (reference values)
	Medium- speed mode (φ/32)		_	45	_	mA	f = 24 MHz, $V_{CC} = 5.0 V$ (reference values)
	Sub-active mode	_	TBD	0.7	1.0	mA	At sub-clock operation
	Sub-sleep mode	_	TBD	0.7	1.0	mA	At sub-clock operation
	Watch mode	_	TBD	0.6	1.0	mA	At sub-clock operation
	Standby	_	_	2.0	5.0	μA	$T_a \le 50^\circ C$
	mode		_	—	20	μA	$50^{\circ}C < T_a$
Analog power supply	During A/D conversion	Alcc	—	2.5	4.0	mA	$AV_{CC} = 5.0 V$
current	Idle	-	_	_	5.0	μA	_
RAM standby voltage		V_{RAM}	2.0	_	_	V	

Notes: 1. If the A/D converter is not used, do not leave the AV_{CC}, and AV_{SS} pins open. Apply a voltage between 4.5 V and 5.5 V to the AV_{CC} pin by connecting them to V_{CC}, for instance.

- 2. Current consumption values are for $V_{IH} = V_{CC}$ (EXTAL), AV_{CC} (ports 4 and 9), or V_{CC} (other), and $V_{IL} = 0$ V, with all output pins unloaded and the on-chip MOS pull-up transistors in the off state.
- 3. I_{CC} depends on V_{CC} and f as follows:
 - I_{CC} (max.) = 5 + (0.45 × V_{CC} × f) (normal operation)

 I_{CC} (max.) = 5 + (0.35 × V_{CC} × f) (sleep mode)

Rev. 2.00, 05/04, page 423 of 442



Table 18.3 Permissible Output Currents

Conditions: $V_{CC} = 4.5 \text{ V}$ to 5.5 V, $AV_{CC} = 4.5 \text{ V}$ to 5.5 V, $V_{SS} = AV_{SS} = 0 \text{ V}$, $T_a = -20^{\circ}\text{C}$ to +75°C (regular specifications), $T_a = -40^{\circ}\text{C}$ to +85°C (wide-range specifications)*

Item			Symbol	Min.	Тур.	Max.	Unit
Permissible output low current (per pin)	All output pins	V_{CC} = 4.5 to 5.5 V	I _{OL}	—	—	10	mA
Permissible output low current (total)	Total of all output pins	V_{CC} = 4.5 to 5.5 V	ΣI_{OL}	—	—	100	mA
Permissible output high current (per pin)	All output pins	V_{CC} = 4.5 to 5.5 V	— І ОН	_	_	2.0	mA
Permissible output high current (total)	Total of all output pins	V_{CC} = 4.5 to 5.5 V	$\Sigma - I_{OH}$	_		30	mA

Note: * To protect chip reliability, do not exceed the output current values in table 18.3.

18.3 AC Characteristics

Figure 18.1 shows the test conditions for the AC characteristics.




Figure 18.1 Output Load Circuit



18.3.1 Clock Timing

Table 18.4 lists the clock timing

Table 18.4 Clock Timing

Conditions : $V_{CC} = 4.5$ V to 5.5 V, $AV_{CC} = 4.5$ V to 5.5 V, $V_{SS} = AV_{SS} = 0$ V, $\phi = 4$ MHz to 24 MHz, $T_a = -20^{\circ}$ C to $+75^{\circ}$ C (regular specifications), $T_a = -40^{\circ}$ C to $+85^{\circ}$ C (wide-range specifications)

Item	Symbol	Min.	Max.	Unit	Test Conditions
Clock cycle time	t _{cyc}	41.6	250	ns	Figure 18.2
Clock high pulse width	t _{CH}	8		ns	—
Clock low pulse width	t _{CL}	8		ns	
Clock rise time	t _{Cr}	_	13	ns	
Clock fall time	t _{Cf}	_	13	ns	
Oscillation stabilization time at reset (crystal)	t _{OSC1}	20	_	ms	Figure 18.3
Oscillation stabilization time in software standby (crystal)	tosc2	8	—	ms	
External clock output stabilization delay time	t _{DEXT}	2	—	ms	Figure 18.3





Figure 18.2 System Clock Timing







18.3.2 Control Signal Timing


Table 18.5 lists the control signal timing.


Table 18.5 Control Signal Timing

Conditions: $V_{CC} = 4.5 \text{ V}$ to 5.5 V, $AV_{CC} = 4.5 \text{ V}$ to 5.5 V, $V_{SS} = AV_{SS} = 0 \text{ V}$, $\phi = 4 \text{ MHz}$ to 24 MHz, $T_a = -20^{\circ}\text{C}$ to $+75^{\circ}\text{C}$ (regular specifications), $T_a = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ (wide-range specifications)

Item	Symbol	Min.	Max.	Unit	Test Conditions
RES setup time	t _{RESS}	200	_	ns	Figure 18.4
RES pulse width	t _{RESW}	20	_	t _{cyc}	_
NMI setup time	t _{NMIS}	150	_	ns	Figure 18.5
NMI hold time	t _{NMIH}	10	_	ns	_
NMI pulse width (exiting software standby mode)	t _{NMIW}	200	_	ns	
IRQ setup time	t _{IRQS}	150	_	ns	_
IRQ hold time	t _{IRQH}	10	_	ns	
IRQ pulse width (exiting software standby mode)	t _{IRQW}	200	_	ns	_










Figure 18.5 Interrupt Input Timing



18.3.3 Timing of On-Chip Peripheral Modules

Table 18.6 lists the timing of on-chip peripheral modules.

Table 18.6 Timing of On-Chip Peripheral Modules

Conditions: $V_{CC} = 4.5 \text{ V}$ to 5.5 V, $AV_{CC} = 4.5 \text{ V}$ to 5.5 V, $V_{SS} = AV_{SS} = 0 \text{ V}$, $\phi = 4 \text{ MHz}$ to 24 MHz, $T_a = -20^{\circ}\text{C}$ to $+75^{\circ}\text{C}$ (regular specifications), $T_a = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ (wide-range specifications)

ltem			Symbol	Min.	Max.	Unit	Test Conditions	
I/O ports	ts Output data delay time		t _{PWD}	_	40	ns	Figure 18.6	
	Input da	ta setup time	t _{PRS}	25	_			
	Input da	ta hold time	t _{PRH}	25	—			
TPU	Timer ou time	utput delay	t _{TOCD}	—	40	ns	Figure 18.7	
	Timer in time	put setup	t _{TICS}	25	_			
	Timer cl setup tir	ock input ne	t _{TCKS}	25	_	ns	Figure 18.8	
	Timer clock	Single edge	t _{тскwн}	1.5	—	t _{cyc}		
	pulse width	Both edges	t _{TCKWL}	2.5	—			
SCI	Input clock	Asynchro- nous	t _{Scyc}	4	_	t _{cyc}	Figure 18.9	
	cycle	Synchro- nous	_	6	_			
	Input clo width	ock pulse	t _{SCKW}	0.4	0.6	t _{Scyc}		
	Input clock rise time		t _{SCKr}	_	1.5	t _{cyc}		
	Input clo	ock fall time	t _{SCKf}	_	1.5			
	Transmi time	t data delay	t _{TXD}	_	40	ns	Figure 18.10	
		data setup nchronous)	t _{RXS}	40	—			
		data hold nchronous)	t _{RXH}	40	—			

RENESAS

ltem		Symbol	Min.	Max.	Unit	Test Conditions
A/D converter	Trigger input setup time	t _{TRGS}	30	_	ns	Figure 18.11
HCAN*	Transmit data delay time	t _{HTXD}	_	80	ns	Figure 18.12
	Transmit data setup time	t _{HRXS}	80	_		
	Transmit data hold time	t _{HRXH}	80	_		

Note: * The HCAN input signal is asynchronous. However, its state is judged to have changed at the rising-edge (two clock cycles) of the CK clock signal shown in figure 18.12. The HCAN output signal is also asynchronous. Its state changes based on the rising-edge (two clock cycles) of the CK clock signal shown in figure 18.12.




Figure 18.6 I/O Port Input/Output Timing




Figure 18.7 TPU Input/Output Timing

Rev. 2.00, 05/04, page 429 of 442








Figure 18.8 TPU Clock Input Timing








Figure 18.10 SCI Input/Output Timing (Clocked Synchronous Mode)





Figure 18.11 A/D Converter External Trigger Input Timing

RENESAS





18.4 A/D Conversion Characteristics

Table 18.7 lists the A/D conversion characteristics.

Table 18.7 A/D Conversion Characteristics

Conditions: $V_{CC} = 4.5 \text{ V}$ to 5.5 V, $AV_{CC} = 4.5 \text{ V}$ to 5.5 V, $V_{SS} = AV_{SS} = 0V$, $\phi = 4 \text{ MHz}$ to 24 MHz, $T_a = -20^{\circ}\text{C}$ to $+75^{\circ}\text{C}$ (regular specifications), $T_a = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ (wide-range specifications)

Item	Min.	Тур.	Max.	Unit
Resolution	10	10	10	bits
Conversion time	10	_	200	μs
Analog input capacitance	_	—	20	pF
Permissible signal-source impedance	_	_	5	kΩ
Nonlinearity error	_	—	±3.5	LSB
Offset error	_	—	±3.5	LSB
Full-scale error	_	—	±3.5	LSB
Quantization	_	±0.5	_	LSB
Absolute accuracy		_	±4.0	LSB



18.5 Flash Memory Characteristics

Table 18.8 lists the flash memory characteristics.

Table 18.8 Flash Memory Characteristics

 $\begin{array}{ll} \text{Conditions:} & \text{V}_{\text{CC}} = 4.5 \text{ V to } 5.5 \text{ V}, \mbox{ } \text{AV}_{\text{CC}} = 4.5 \text{ V to } 5.5 \text{ V}, \mbox{ } \text{V}_{\text{SS}} = \text{PLLV}_{\text{SS}} = \text{AV}_{\text{SS}} = 0 \text{ V}, \\ & \text{T}_{a} = 0 \mbox{ to } +75^{\circ}\text{C} \mbox{ (Programming/erasing operating temperature range)} \end{array}$

ltem		Symbol	Min.	Тур.	Max.	Unit	Test Condition
Programming	time* ¹ * ² * ⁴	t₽	_	10	200	ms/128 bytes	
Erase time*1 *	3 _* 5	t _E	—	100	1200	ms/block	
Reprogramming count		N _{WEC}	—	_	100	Times	
Programming	Wait time after SWE bit setting*1	t _{sswe}	1	1	_	μs	
	Wait time after PSU1 bit setting*1	t _{spsu}	50	50	_	μs	
	Wait time after P1 bit setting* ¹ * ⁴	t _{sp30}	28	30	32	μs	Programming time wait
		t _{sp200}	198	200	202	μs	Programming time wait
		t _{sp10}	8	10	12	μs	Additional- programming time wait
	Wait time after P1 bit clear*1	t _{cp}	5	5	—	μs	
	Wait time after PSU1 bit clear*1	t _{cpsu}	5	5	_	μs	
	Wait time after PV1 bit setting*1	t _{spv}	4	4		μs	
	Wait time after H'FF dummy write*1	t _{spvr}	2	2	_	μs	
	Wait time after PV1 bit clear*1	t _{cpv}	2	2	_	μs	
	Wait time after SWE bit clear*1	t _{cswe}	100	100	—	μs	
	Maximum programming count*1 *4	Ν	_	_	1000	Times	
Erase	Wait time after SWE bit setting*1	t _{sswe}	1	1	_	μs	
	Wait time after ESU1 bit setting*1	t _{sesu}	100	100	_	μs	
	Wait time after E1 bit setting* ¹ * ⁵	t _{se}	10	10	100	ms	Erase time wait
	Wait time after E1 bit clear*1	t _{ce}	10	10	_	μs	
	Wait time after ESU1 bit clear*1	t _{cesu}	10	10	_	μs	
	Wait time after EV1 bit setting* ¹	t _{sev}	20	20	_	μs	
	Wait time after H'FF dummy write*1	t _{sevr}	2	2	_	μs	
	Wait time after EV1 bit clear*1	t _{cev}	4	4	_	μs	
	Wait time after SWE bit clear*1	t _{cswe}	100	100	_	μs	
	Maximum erase count*1 *5	Ν	12	_	120	Times	



- Notes: 1. Make each time setting in accordance with the program/program-verify flowchart or erase/erase-verify flowchart.
 - 2. Programming time per 128 bytes (Shows the total period for which the P1 bit in the flash memory control register (FLMCR1) is set. It does not include the programming verification time)
 - 3. Block erase time (Shows the total period for which the E1 bit in FLMCR1 is set. It does not include the erase verification time)
 - To specify the maximum programming time value (t_p (max.)) in the 128-byte programming algorithm, set the max. value (1,000) for the maximum programming count (N).

The wait time after P1 bit setting should be changed as follows according to the value of the programming counter (n).

 $\begin{array}{ll} \mbox{Programming counter (n) = 1 to 6:} & t_{sp30} = 30 \ \mu s \\ \mbox{Programming counter (n) = 7 to 1000:} & t_{sp200} = 200 \ \mu s \\ \mbox{[In additional programming]} \\ \mbox{Programming counter (n) = 1 to 6:} & t_{sp10} = 10 \ \mu s \end{array}$

 For the maximum erase time (t_E(max.)), the following relationship applies between the wait time after E1 bit setting (t_{se}) and the maximum erase count (N):

 $t_{\text{E}} \mbox{ (max.)} = \mbox{Wait time after E1 bit setting } (t_{se}) \times \mbox{maximum erase count (N)}$ To set the maximum erase time, the values of (t_{se}) and (N) should be set so as to satisfy the above formula.

Examples: When t_{se} = 100 ms, N = 12 times

When $t_{se} = 10 \text{ ms}$, N = 120 times



Rev. 2.00, 05/04, page 434 of 442



Appendix

A. I/O Port States in Each Pin State

Port Name	MCU Operating Mode	Reset	Hardware Standby Mode	Software Standby Mode	Program Execution State Sleep Mode
Port 1	7	Т	Т	Кеер	I/O port
Port 4	7	Т	Т	Т	Input port
Port 9	7	Т	Т	Т	Input port
Port A	7	Т	Т	Кеер	I/O port
Port B	7	Т	Т	Кеер	I/O port
Port C	7	Т	Т	Кеер	I/O port
Port D	7	Т	Т	Кеер	I/O port
PF7	7	Т	Т	[DDR = 0] T [DDR = 1] H	[DDR = 0] T [DDR = 1] Clock output
PF6 PF5 PF4 PF3 PF2 PF1 PF0	7	Т	Т	Кеер	I/O port
HTxD	7	Н	Т	Н	Output
HRxD	7	Input	Т	Т	Input
l agand:					


RENESAS

Legend:

H: High level

T: High impedance

Keep: Input port becomes high-impedance, output port retains state



B. Product Code Lineup

Prod	uct Classification	Type Name	Model Marking	Package (Package Code)
H8S/2615	Flash memory version	HD64F2615	HD64F2615	80-pin QFP
	Masked ROM version	HD6432615	HD6432615	— (FP-80Q)






Figure C.1 FP-80Q Package Dimensions



Rev. 2.00, 05/04, page 437 of 442

Rev. 2.00, 05/04, page 438 of 442



16-Bit Timer Pulse Unit (TPU) 113
Buffer Operation157
Cascaded Operation
Free-running count operation
Phase Counting Mode
PWM Modes
Synchronous Operation156
Toggle output
Waveform Output by Compare Match 152
A/D Converter
A/D Converter Activation175
A/D trigger input110
Conversion Time
External Trigger
Scan Mode
Single Mode
Address Map 49
Address Space16
Addressing Modes
Absolute Address
Immediate
Memory Indirect 39
Program-Counter Relative
Register Direct
Register Indirect
Register Indirect with Displacement 37
Register Indirect with Post-Increment 38
Register Indirect with Pre-Decrement 38
Bcc25, 33
Bit Rate
Bus cycle

Arbitration field
Buffer segment
Configuration mode
Control field
Data field
Data frame
HCAN Halt Mode
HCAN Sleep Mode
Mailbox
Message Control (MC0 to MC15) 291
Message Data (MD0 to MD15)293
Message transmission cancellation 302
Message Transmission Method
Remote frame
Remote transmission request bit
Unread message overwrite
CPU Operating Modes12
Advanced Mode14
Normal Mode12
Data direction register
Data register
Effective Address
Effective Address Extension
Exception Handling51
Interrupts
Reset Exception Handling53
Stack Status
Traces
Trap Instruction57
Exception Handling Vector Table52
Extended Control Register (EXR)19
General Registers
Input pull-up MOS
Instruction Set
Arithmetic Operations Instructions28
Rev. 2.00, 05/04, page 439 of 442



Bit Manipulation Instructions	31
Block Data Transfer Instructions	35
Branch Instructions	33
Data Transfer Instructions	27
Logic Operations Instructions	30
Shift Instructions	30
System Control Instructions	34
Interrupt Control Modes	72
Interrupt Controller	
Interrupt Exception Handling	
Vector Table	69
Interrupt Mask Bit	20
Interrupt mask level	19
Interrupt priority register (IPR)	61
Interrupts	
ADI	325
ERS0/OVR0	309
NMI	
RM0	309
RM1	309
SLE0	309
TCI0V	
TCI1U	
TCI1V	
TCI2U	174
TCI2V	174
TCI3V	174
TCI4U	174
TCI4V	
TCI5U	
TCI5V	174
TGI0A	174
TGI0B	174
TGI0C	
TGI0D	174
TGI1A	174
TGI1B	174
TGI2A	174
TGI2B	174
TGI3A	
TGI3B	
TGI3C	174

TGI3D174
TGI4A174
TGI4B174
TGI5A174
TGI5B174
WOVI
MAC instruction
Memory cycle
Multiply-Accumulate Register (MAC) 21
On-Board Programming
Open-drain control register85
Operating Mode Selection45
Operation Field
PLL Circuit
Port register
Power-Down Modes
Direct Transitions
Subactive Mode
Subsleep Mode
Watch Mode380
Program Counter (PC)19
Program/Erase Protection
Programmer Mode
Register Field
Registers
ABACK 279, 386, 399, 411
ADCR 321, 398, 409, 419
ADCSR 318, 398, 409, 419
ADDR 318, 398, 409, 419
BCR 273, 386, 399, 411
BRR 220, 397, 409, 418
EBR1 340, 398, 409, 419
FLMCR1
FLMCR2
FLPWCR
GSR 271, 386, 399, 411
HCANMON 293, 394, 406, 416
IER65, 394, 406, 416

Rev. 2.00, 05/04, page 440 of 442



IMR	286 386 300 411
IPR	
IRR	
ISCR	, , ,
ISCK	
LAFMH	
LAFML	
LPWRCR	
MBCR	
MBIMR	
MC	, , ,
MCR	
MD	
MDCR	46, 394, 406, 416
MSTPCR	
P1DDR	88, 394, 406, 416
P1DR	
PADDR	93, 394, 406, 416
PADR	94, 396, 407, 417
PAODR	95, 395, 406, 417
PAPCR	95, 395, 406, 416
PBDDR	97, 394, 406, 416
PBDR	97, 396, 407, 417
PBODR	99, 395, 406, 417
PBPCR	
PCDDR	
PCDR	
PCODR	
PCPCR	
PDDDR	
PDDR	
PDPCR	
PFDDR	
PFDR	
PORT1	
PORT4	
PORT9	
PORTA	
PORTB	
PORTC	
PORTD	
PORTF	110, 398, 410, 419

RAMER	341, 396, 407, 417
RDR	208, 397, 409, 418
REC	287, 386, 399, 411
RFPR	281, 386, 399, 411
RSR	
RSTCSR	197, 397, 408, 418
RXPR	280, 386, 399, 411
SBYCR	369, 394, 406, 416
SCKCR	356, 394, 406, 416
SCMR	219, 397, 409, 418
SCR	212, 397, 409, 418
SMR	209, 397, 409, 418
SSR	214, 397, 409, 418
SYSCR	
TCNT	193, 397, 408, 418
TCR	120, 396, 408, 418
TCSR	193, 397, 408, 418
TDR	208, 397, 409, 418
TEC	287, 386, 399, 411
TGR	148, 396, 408, 418
TIER	144, 396, 408, 418
TIOR	127, 396, 408, 418
TMDR	125, 396, 408, 418
TSR	145, 396, 408, 418
TSTR	148, 396, 407, 417
TSYR	149, 396, 407, 417
TXACK	278, 386, 399, 411
TXCR	277, 386, 399, 411
TXPR	276, 386, 399, 411
UMSR	288, 386, 399, 411
Reset	
ROM	
Boot Mode	
Erase/Erase-Verify	
Erasing units	
Program/Program-V	/erify
Programming/Erasi	ng in User Program
Mode	

Serial Communication Interface (SCI)....205

Rev. 2.00, 05/04, page 441 of 442



Asynchronous Mode	227
Bit rate	220
Break	265
Framing error	234
Mark State	265
Overrun error	234
Parity error	234
Stack pointer (SP)	

Time Quanta (TQ) Trace Bit	
TRAPA instruction	57
Watchdog Timer	191
Watchdog Timer Interval Timer Mode	
e	200



Renesas 16-Bit Single-Chip Microcomputer Hardware Manual H8S/2615 Group

Publication Date:	1st Edition, September 2003
	Rev.2.00, May 07, 2004
Published by:	Sales Strategic Planning Div.
	Renesas Technology Corp.
Edited by:	Technical Documentation & Information Department
	Renesas Kodaira Semiconductor Co., Ltd.

© 2004. Renesas Technology Corp., All rights reserved. Printed in Japan.

Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan



RENESAS SALES OFFICES

http://www.renesas.com

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

Renesas Technology Europe Limited. Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900

Renesas Technology Europe GmbH Dornacher Str. 3, D-85622 Feldkirchen, Germany Tel: <49> (89) 380 70 0. Fax: <49> (89) 929 30 11

Renesas Technology Hong Kong Ltd. 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2375-6836

Renesas Technology Taiwan Co., Ltd. FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. 26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd. 1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65-6213-0200, Fax: <65-6278-8001

H8S/2615 Group Hardware Manual





RenesasTechnologyCorp. 2-6-2, Ote-machi, Chiyoda-ku, Tokyo, 100-0004, Japan